Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1997-07-08
2000-11-21
Crane, Sara
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257330, H01L 27108
Patent
active
061506877
ABSTRACT:
An integrated circuit and fabrication method includes a memory cell for a dynamic random access memory (DRAM). Vertically oriented access transistors are formed on semiconductor pillars on buried bit lines. Buried first and second gates are provided for each access transistor on opposing sides of the pillars. Buried word lines extend in trenches orthogonal to the bit lines. The buried word lines interconnect ones of the first and second gates. In one embodiment, unitary gates are interposed and shared between adjacent pillars for gating the transistors therein. In another embodiment, separate split gates are interposed between and provided to the adjacent pillars for separately gating the transistors therein. In one embodiment, the memory cell has a surface area that is approximately 4 F.sup.2, where F is a minimum feature size. Bulk-semiconductor and semiconductor-on-insulator (SOI) embodiments are provided.
REFERENCES:
patent: 3931617 (1976-01-01), Russell
patent: 4020364 (1977-04-01), Kuijk
patent: 4051354 (1977-09-01), Choate
patent: 4604162 (1986-08-01), Sobczak
patent: 4630088 (1986-12-01), Ogura et al.
patent: 4663831 (1987-05-01), Birrittella et al.
patent: 4673962 (1987-06-01), Chatterjee et al.
patent: 4677589 (1987-06-01), Haskell et la.
patent: 4701423 (1987-10-01), Szluk
patent: 4716314 (1987-12-01), Mulder et al.
patent: 4761768 (1988-08-01), Turner et al.
patent: 4766569 (1988-08-01), Turner et al.
patent: 4845537 (1989-07-01), Nishimura et al.
patent: 4906590 (1990-03-01), Kanetaki et al.
patent: 4920065 (1990-04-01), Chin et al.
patent: 4949138 (1990-08-01), Nishimura
patent: 4958318 (1990-09-01), Harari
patent: 4965651 (1990-10-01), Wagner
patent: 4987089 (1991-01-01), Roberts
patent: 5001526 (1991-03-01), Gotou
patent: 5006909 (1991-04-01), Kosa
patent: 5010386 (1991-04-01), Groover, III
patent: 5017504 (1991-05-01), Nishimuro et al.
patent: 5021355 (1991-06-01), Dhong et al.
patent: 5028977 (1991-07-01), Kenneth et al.
patent: 5057896 (1991-10-01), Gotou
patent: 5072269 (1991-12-01), Hieda
patent: 5083047 (1992-01-01), Horie et al.
patent: 5087581 (1992-02-01), Rodder
patent: 5102817 (1992-04-01), Chatterjee et al.
patent: 5107459 (1992-04-01), Chu et al.
patent: 5110752 (1992-05-01), Lu
patent: 5156987 (1992-10-01), Sandhu et al.
patent: 5177028 (1993-01-01), Manning
patent: 5177576 (1993-01-01), Kimura et al.
patent: 5191509 (1993-03-01), Wen
patent: 5202278 (1993-04-01), Mathews et al.
patent: 5208657 (1993-05-01), Chatterjee et al.
patent: 5216266 (1993-06-01), Ozaki
patent: 5221867 (1993-06-01), Mitra et al.
patent: 5223081 (1993-06-01), Doan
patent: 5266514 (1993-11-01), Tuan et al.
patent: 5276343 (1994-01-01), Kumagai et al.
patent: 5316962 (1994-05-01), Matsuo et al.
patent: 5320880 (1994-06-01), Sandhu et al.
patent: 5327380 (1994-07-01), Kersh, III et al.
patent: 5329481 (1994-07-01), Seevinck et al.
patent: 5341331 (1994-08-01), Jeon
patent: 5376575 (1994-12-01), Kim et al.
patent: 5378914 (1995-01-01), Ohzu et al.
patent: 5385853 (1995-01-01), Mohammad
patent: 5391911 (1995-02-01), Beyer et al.
patent: 5392245 (1995-02-01), Manning
patent: 5393704 (1995-02-01), Huang et al.
patent: 5396093 (1995-03-01), Lu
patent: 5410169 (1995-04-01), Yamamoto et al.
patent: 5414287 (1995-05-01), Hong
patent: 5414288 (1995-05-01), Fitch et al.
patent: 5416350 (1995-05-01), Watanabe
patent: 5422499 (1995-06-01), Manning
patent: 5427972 (1995-06-01), Shimizu et al.
patent: 5432739 (1995-07-01), Pein
patent: 5438009 (1995-08-01), Yang et al.
patent: 5440158 (1995-08-01), Sung-Mu
patent: 5445986 (1995-08-01), Hirota
patent: 5460316 (1995-10-01), Hefele
patent: 5460988 (1995-10-01), Hong
patent: 5466625 (1995-11-01), Hsieh et al.
patent: 5483094 (1996-01-01), Sharma et al.
patent: 5483487 (1996-01-01), Sung-Mu
patent: 5492853 (1996-02-01), Jeng et al.
patent: 5495441 (1996-02-01), Hong
patent: 5497017 (1996-03-01), Gonzales
patent: 5504357 (1996-04-01), Kim et al.
patent: 5508219 (1996-04-01), Bronner et al.
patent: 5508542 (1996-04-01), Geiss et al.
patent: 5519236 (1996-05-01), Ozaki
patent: 5528062 (1996-06-01), Hsieh et al.
patent: 5563083 (1996-10-01), Pein
patent: 5574299 (1996-11-01), Kim
patent: 5581101 (1996-12-01), Ning et al.
patent: 5593912 (1997-01-01), Rajeevakumar
patent: 5616934 (1997-04-01), Dennison et al.
patent: 5627097 (1997-05-01), Venkatesan et al.
patent: 5627390 (1997-05-01), Maeda et al.
patent: 5637898 (1997-06-01), Baliga
patent: 5640342 (1997-06-01), Gonzalez
patent: 5644540 (1997-07-01), Manning
patent: 5646900 (1997-07-01), Tsukude et al.
patent: 5674769 (1997-10-01), Alsmeier et al.
patent: 5691230 (1997-11-01), Forbes
patent: 5705415 (1998-01-01), Orlowski et al.
patent: 5707885 (1998-01-01), Lim
patent: 5719409 (1998-02-01), Singh et al.
patent: 5753947 (1998-05-01), Gonzalez
patent: 5760434 (1998-06-01), Zahurak et al.
patent: 5801413 (1998-09-01), Pan
patent: 5818084 (1998-10-01), Williams et al.
patent: 5827765 (1998-10-01), Stengl et al.
patent: 5834814 (1998-11-01), Ito
patent: 5864158 (1999-01-01), Liu et al.
patent: 5877061 (1999-03-01), Halle et al.
patent: 5907170 (1999-05-01), Forbes et al.
patent: 5909400 (1999-06-01), Bertin et al.
patent: 5909618 (1999-06-01), Forbes et al.
patent: 5914511 (1999-06-01), Noble et al.
patent: 5917342 (1999-06-01), Okamura
patent: 5920088 (1999-07-01), Augusto
patent: 5926412 (1999-07-01), Evans, Jr. et al.
patent: 5936274 (1999-08-01), Forbes et al.
patent: 5963469 (1999-10-01), Forbes
patent: 5973352 (1999-10-01), Noble
patent: 5973356 (1999-10-01), Noble et al.
Banerjee, S.K., et al., "Characterization of Trench Transistors for 3-D Memories", 1986 Symposium on VLSI Technology, Digest of Technical Papers, San Diego, CA, 79-80 (May 28-30, 1986).
Denton, J.P., et al., "Fully Depleted Dual-Gated Thin-Film SOI P-MOSFET's Fabricated in SOI Islands with an Isolated Buried Polysilicon Backgate", IEEE Electron Device Letters, 17, 509-511 (Nov. 1996).
Hisamoto, D., et al., "A New Stacked Cell Structure for Giga-Bit DRAMs using Vertical Ultra-Thin SOI (Delta) MOSFETs", 1991 IEEE International Electron Devices Meeting, Technical Digest, Washington, D.C., 959-961 (Dec. 8-11, 1991).
Kang, H.K., et al., "Highly Manufacturable Process Technology for Reliable 256 Mbit and 1Gbit DRAMs", IEEE International Electron Devices Meeting, Technical Digest, San Francisco, CA, 635-638 (Dec. 11-14, 1994).
Kuge, S., et al., "SOI-DRAM Circuit Technologies for Low Power High Speed Multigiga Scale Memories", IEEE Journal of Solid-State Circuits, 31, 586-591 (Apr. 1996).
Suma, K., et al., "An SOI-DRAM with Wide Operating Voltage Range by CMOS/SIMOX Technology", IEEE Journal of Solid-State Circuits, 29, 1323-1329 (Nov. 1994).
Tanabe, N., et al., "A Ferroelectric Capacitor Over Bit-Line (F-COB) Cell for High Density Nonvolatile Ferroelectric Memories", 1995 Symposium on VLSI Technology, Kyoto, Japan, 123-124 (Jun. 6-8, 1995).
Terauchi, M., et al., "A Surrounding Gate Transistor (SGT) Gain Cell for Ultra High Density DRAMs", 1993 Symposium on VLSI Technology, Kyoto, Japan, 21-22 (May 17-19, 1993).
Wang, N., "Programmable Logic Arrays: PLAs" In: Digital MOS Integrated Circuits, Prentice Hall, Englewood Cliffs, NJ, pp. 328-333 (1989).
Watanbe, H., et al., "A New Cylindrical Capacitor Using Hemispherical Grained Si (HSG-Si) for 256Mb DRAMs", 1992 IEEE International Electron Devices Meeting, Technical Digest, San Francisco, CA, 259-262 (Dec. 13-16, 1992).
Adler, E., et al., "The Evolution of IBM CMOS DRAM Technology", IBM Journal of Research and Development, 39, 167-188 (Jan./Mar. 1995).
Asai, S., et al., "Technology Challenges for Integration Near and Below 0.1 .mu.m", Proceedings of the IEEE, 85, Special Issue on Nanometer-Scale Science & Technology, 505-520 (Apr. 1997).
Blalock, T.N., et al., "A High-Speed Sensing Scheme for 1T Dynamic RAM's Utilizing the Clamped Bit-Line Sense Amplifier", IEEE Journal of Solid-State Circuits, 27, 618-625 (Apr. 1992).
Bomchil, G., et al., "Porous Silicon: The Material and its Applications in Silicon-On-Insulator Technologies", Applied Surface Science, 41/42, 604-613 (1989).
Burnett, D., e
Ahn Kie Y.
Forbes Leonard
Noble Wendell P.
Crane Sara
Micro)n Technology, Inc.
LandOfFree
Memory cell having a vertical transistor with buried source/drai does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory cell having a vertical transistor with buried source/drai, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory cell having a vertical transistor with buried source/drai will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1259866