Substrate bias voltage generating circuit including an internal

Details Substrate bias voltage generating circuit including an internal Substrate bias voltage generating circuit including an internal

1992-02-20

1993-01-12

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Including reference or bias voltage generator

36518904, 365226, 3652335, G11C 1140

Patent

active

051795353

ABSTRACT:
A substrate bias generating circuit improved for a DRAM is disclosed. The substrate bias generating circuit is driven by an externally applied signal /RAS, and a drive pulse signal is divided by a newly provided frequency division circuit. A ratio of division of the frequency division circuit is so set that power consumed by a substrate bias generating circuit is minimized under the requirement that a potential of a substrate of the DRAM should be kept within a permissible range. Therefore, a potential of the semiconductor substrate can be kept within a permissible range under less power consumption.

REFERENCES:
patent: 4494223 (1985-01-01), Reddy et al.

Affiliated with

Also associated with

Rating

Substrate bias voltage generating circuit including an internal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Substrate bias voltage generating circuit including an internal , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Substrate bias voltage generating circuit including an internal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1224576