Method of forming trench transistor with insulative spacers

Details Method of forming trench transistor with insulative spacers Method of forming trench transistor with insulative spacers

1996-10-30

2000-08-08

Niebling, John

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438589, H01L 21336

Patent

active

061001465

ABSTRACT:
An IGFET with a gate electrode and insulative spacers in a trench is disclosed. The IGFET includes a trench with opposing sidewalls and a bottom surface in a semiconductor substrate, a gate insulator on the bottom surface, a gate electrode on the gate insulator, and insulative spacers between the gate electrode and the sidewalls. A method of forming the IGFET includes implanting a doped layer into the substrate, etching completely through the doped layer and partially through the substrate to form the trench and split the doped layer into source and drain regions, depositing a blanket layer of insulative spacer material over the substrate and applying an anisotropic etch to form the insulative spacers on the sidewalls, growing the gate insulator on a central portion of the bottom surface between the insulative spacers, depositing a gate electrode material on the gate insulator and the insulative spacers, polishing the gate electrode material so that the gate electrode is substantially aligned with a top surface of the substrate, and applying a high-temperature anneal to diffuse the source and drain regions beneath the bottom surface, thereby forming a source and drain with channel junctions substantially aligned with the gate electrode. Advantageously, the channel length is significantly smaller than the trench length.

REFERENCES:
patent: 4745086 (1988-05-01), Parrillo et al.
patent: 4830975 (1989-05-01), Bovaird et al.
patent: 5094973 (1992-03-01), Pang
patent: 5141891 (1992-08-01), Arima et al.
patent: 5166084 (1992-11-01), Pfiester
patent: 5175118 (1992-12-01), Yoneda
patent: 5231038 (1993-07-01), Yamaguchi et al.
patent: 5362662 (1994-11-01), Ando et al.
patent: 5451804 (1995-09-01), Lur et al.
patent: 5504031 (1996-04-01), Hsu et al.
patent: 5512506 (1996-04-01), Chang et al.
patent: 5538913 (1996-07-01), Hong
patent: 5545579 (1996-08-01), Liang et al.
patent: 5547884 (1996-08-01), Yamaguchi et al.
patent: 5554550 (1996-09-01), Yang
patent: 5567635 (1996-10-01), Acovic et al.
patent: 5571738 (1996-11-01), Krivokapic
patent: 5574302 (1996-11-01), Wen et al.
patent: 5587331 (1996-12-01), Jun
patent: 5610091 (1997-03-01), Cho
patent: 5640034 (1997-06-01), Malhi

Affiliated with

Also associated with

Rating

Method of forming trench transistor with insulative spacers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming trench transistor with insulative spacers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming trench transistor with insulative spacers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1149587