Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-08-12
2000-08-08
Niebling, John F.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438761, 438763, 438309, H01L 218238
Patent
active
061001244
ABSTRACT:
In a method for manufacturing a BiCMOS semiconductor device including bipolar transistors and MOS transistors, a thin gate oxide film is formed on a principal surface of a semiconductor substrate, and a first polysilicon film is formed on the thin gate oxide film. This first polysilicon film is selectively removed from a bipolar transistor formation area, and impurities are introduced into a principal surface region of a semiconductor substrate through only the thin gate oxide film so that a collector region is formed in the semiconductor substrate in the bipolar transistor formation area, and a base region is formed in the collector region, Therefore, a second polysilicon film is formed on the whole surface, and the second polysilicon film and the underlying thin gate oxide film are removed from an emitter formation area within the base region. A third polysilicon film having a high impurity concentration is formed on the whole surface, and thereafter, the polysilicon layers are patterned to form a gate composed of the first, second and third polysilicon films, and an emitter composed of the second and third polysilicon films. The impurity included in the third polysilicon is thermally diffused in the base region so that an emitter region is formed in the base region. Thus, without increasing the number of masks, and without giving an adverse influence to the MOS transistor, the performance of the bipolar transistor can be elevated, and the stable yield of production can be realized. In addition, the microminiaturization of the bipolar transistor becomes possible
REFERENCES:
patent: 4983531 (1991-01-01), Consetino
patent: 5192992 (1993-03-01), Kim et al.
patent: 5411900 (1995-05-01), Nagel
patent: 5500392 (1996-03-01), Reynolds et al.
patent: 5516718 (1996-05-01), Lee
patent: 5614430 (1997-03-01), Liang et al.
patent: 5681765 (1997-10-01), Darmawan
patent: 5710454 (1998-01-01), Wu
E.D. Johnson et al, A High-Performance 0.5.mu.m BiCMOS Technology with 3. 3-V CMOS Devices, Symposium on VLSI Technology, 1990, pp. 89-90.
Lattin Christopher
NEC Corporation
Niebling John F.
LandOfFree
Method for manufacturing a BiCMOS semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing a BiCMOS semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing a BiCMOS semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1149414