Integrated circuit clock input buffer

Details Integrated circuit clock input buffer Integrated circuit clock input buffer

1998-07-02

1999-08-10

Le, Vu A.

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

36518908, 365233, 326 93, 326 98, G11C 700

Patent

active

059368934

ABSTRACT:
An integrated circuit clock buffer is described which includes output circuits for generating internal clock signals in response to an externally provided clock signal. The clock buffer includes a latch circuit having a delayed feedback to provide a pulsed signal in response to a transition in the external clock signal. The output circuits have a trip point which is skewed in one direction to detect a rising transition of the pulsed signal, and are skewed in a second direction to detect a falling transition of the pulsed signal. The buffer generates two non-skewed internal clock signals which have sharp rising and falling transitions.

REFERENCES:
patent: 4958088 (1990-09-01), Farah-Bakhsh et al.
patent: 5275035 (1994-01-01), Baer
patent: 5278466 (1994-01-01), Honoa et al.
patent: 5341045 (1994-08-01), Almulla
patent: 5349566 (1994-09-01), Merritt et al.
patent: 5361002 (1994-11-01), Casper
patent: 5539337 (1996-07-01), Taylor et al.
patent: 5578941 (1996-11-01), Sher
patent: 5608687 (1997-03-01), Komarek et al.
patent: 5612630 (1997-03-01), Wright et al.

Affiliated with

Also associated with

Rating

Integrated circuit clock input buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit clock input buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit clock input buffer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1126508