ESD bypass and EMI shielding trace design in burn-in board

Details ESD bypass and EMI shielding trace design in burn-in board ESD bypass and EMI shielding trace design in burn-in board

1996-06-03

1997-08-19

Karlsen, Ernest F.

Electricity: measuring and testing

Measuring, testing, or sensing electricity, per se

With rotor

324755, G01R 3102

Patent

active

056592450

ABSTRACT:
A burn-in board assembly for the protection of integrated circuit modules from Electrostatic discharge and the shielding of said integrated circuit modules from Electromagnetic Interference during said electrostatic discharge is described. The burn-in board assembly has a printed circuit board onto which the integrated circuits are mounted by soldering or plugging into sockets soldered to said burnin board assembly. Disposed upon the printed circuit board is a plurality of input stimuli, feedback sensing, and output response signal traces to connect the integrated circuit modules to a connector that is coupled to a input stimulus generator and feedback sensing and output response monitor. Also disposed upon the printed circuit board is a plurality of ground traces and voltage supply traces to connect the integrated circuit modules to the connector that is coupled to a voltage supply source and the system ground reference point. An electrostatic discharge bypass track is disposed peripherally upon the printed circuit board and is connected to the ground reference point through the connector to prevent damage to the printed circuit modules during an electrostatic discharge event. A first and a second electromagnetic interference shielding trace is disposed upon the printed circuit board. Each electromagnetic shielding trace is connected at opposite ends to the ground reference point through the connector to shield the printed circuit traces from the effects of the electromagnetic interference.

REFERENCES:
patent: 4954929 (1990-09-01), Baran
patent: 4970625 (1990-11-01), Belanger et al.
patent: 5383097 (1995-01-01), DeLucia et al.
patent: 5386346 (1995-01-01), Gleadall
patent: 5389001 (1995-02-01), Broschard, III et al.
patent: 5406105 (1995-04-01), Lee
patent: 5537294 (1996-07-01), Siwinski

Affiliated with

Also associated with

Rating

ESD bypass and EMI shielding trace design in burn-in board does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with ESD bypass and EMI shielding trace design in burn-in board, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ESD bypass and EMI shielding trace design in burn-in board will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1107378