Memory system with a stabilized sense amplifier

Details Memory system with a stabilized sense amplifier Memory system with a stabilized sense amplifier

1979-04-02

1980-12-30

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Precharge

307238, 307110, G11C 1140

Patent

active

042427398

ABSTRACT:
In a memory system where certain memory systems a signal detector is provided which begins to detect the voltage of a data line to which a plurality of memory cells are connected when the voltage of a latch node of the detector is shifted from a first to a second level by discharging the node through a switch in response to an input signal provided by a pulse circuit. To avoid discharging the node at an improper time, a signal transformation circuit is interposed between the pulse circuit and the switch to provide the switch with a signal to turn it on only when the level of the signal provided by the pulse circuit is high enough. In this manner, improper discharging due to shifts in the pulse circuit can be avoided.

REFERENCES:
patent: 4044341 (1977-08-01), Stewart
patent: 4060740 (1977-11-01), Nishimura

Affiliated with

Also associated with

Rating

Memory system with a stabilized sense amplifier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory system with a stabilized sense amplifier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system with a stabilized sense amplifier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-10658