Teh-Sen Jen

Inventor

Rate now
  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Inventor

active

High density semiconductor circuit layout

Metal working – Method of mechanical manufacture – Assembling or joining
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High density semiconductor integrated circuit layout

Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

LSI Semiconductor device and fabrication thereof

Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Master image chip organization technique or method

Metal working – Method of mechanical manufacture – Assembling or joining
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Master image chip organization technique or method

Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

No associations

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Teh-Sen Jen does not yet have a rating. At this time, there are no reviews or comments for this inventor.

If you have personal experience with Teh-Sen Jen, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Teh-Sen Jen will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-P-783184

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.

Canada

 Charities
 Companies
 MP Candidates
 Patents
 Employee Salary Disclosure

World

 Places of the World
 Scientific Papers

United States

 Banks
 Companies
 Counties
 Patents
 Employee Salary Disclosure