Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
Inventor
active
Integrated circuit having ultralow-K dielectric layer
Planarized passivation layer for semiconductor devices
No associations
LandOfFree
Sin Leng Lim does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Sin Leng Lim, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sin Leng Lim will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2326069