Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Input noise margin enhancement
Inventor
active
Digital circuit noise margin improvement
Parallel calculation of exponent and sticky bit during normaliza
Parallel calculation of exponent and sticky bit during normaliza
Parallel calculation of exponent and sticky bit during normaliza
No associations
LandOfFree
Leon Jacob Sigal does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Leon Jacob Sigal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Leon Jacob Sigal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-1614518