Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
Inventor
active
Method of defining gate structure height for semiconductor...
Method of integrating high-K/metal gate in CMOS process flow
No associations
LandOfFree
Jr Jung Lin does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Jr Jung Lin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Jr Jung Lin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2360082