Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
Inventor
active
Automated method for buffering in a VLSI design
Buffer placement with respect to data flow direction and...
Method for identification and removal of non-timing critical...
Method for identification of sub-optimally placed circuits
No associations
LandOfFree
Joseph J. Palumbo does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Joseph J. Palumbo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Joseph J. Palumbo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2348750