Coating processes
Electrical product produced
Integrated circuit, printed circuit, or circuit board
Inventor
active
Conductive plug for contacts and vias on integrated circuits
Control of backgate bias for low power high speed CMOS/SOI devic
Edge doping processes for mesa structures in SOS and SOI devices
Field-effect transistor with structure for suppressing hot-elect
Flash EEPROM cell and array with bifurcated floating gates
No associations
LandOfFree
Joseph E. Farb does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Joseph E. Farb, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Joseph E. Farb will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-96204