Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
Inventor
active
Clock power minimization with regular physical placement of...
Latch placement for high performance and low power circuits
Slew constrained minimum cost buffering
Techniques for parallel buffer insertion
No associations
LandOfFree
Chin Ngai Sze does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Chin Ngai Sze, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chin Ngai Sze will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2243416