4. Electronic digital logic circuitry
  5. Interface
  6. Logic level shifting

Brian Donald Gerson

Inventor

Rate now
  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Inventor

active

Built-in test scheme for a jitter tolerance test of a clock and

Excavating
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

CMOS SONET/ATM receiver suitable for use with pseudo ECL and TTL

Electronic digital logic circuitry – Interface – Logic level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

CMOS SONET/ATM receiver suitable for use with pseudo ECL and TTL

Electronic digital logic circuitry – Interface – Logic level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

No associations

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Brian Donald Gerson does not yet have a rating. At this time, there are no reviews or comments for this inventor.

If you have personal experience with Brian Donald Gerson, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Brian Donald Gerson will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-P-615810

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.

Canada

 Charities
 Companies
 MP Candidates
 Patents
 Employee Salary Disclosure

World

 Places of the World
 Scientific Papers

United States

 Banks
 Companies
 Counties
 Patents
 Employee Salary Disclosure