Data transfer network on a chip utilizing a multiple traffic cir

Details Data transfer network on a chip utilizing a multiple traffic cir Data transfer network on a chip utilizing a multiple traffic cir

1997-10-24

1999-06-01

Ray, Gopal C.

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

710101, G06F 1300

Patent

active

059084685

ABSTRACT:
A computer chip includes a plurality of modules interconnected in an on-chip data transfer network configured in a circular topology to form preferably a plurality of traffic circles. The various modules may be processors, memories and/or hybrids and may include, or be coupled through, a communications port coupled to one of the buses such that the communications port is operable to transmit and receive data on one of the buses. Each of the communications ports is operable to route data from a source bus to a destination bus. The traffic circles are formed by groups of communications ports, and buses or groups of transfer paths. The buses may be operable to transfer data in only one direction or in two directions. The transfer of data on the buses by the modules may be controlled by an on-chip bus controller coupled to one or more of the buses. The bus controller may also include arbiter logic for arbitrating access to one or more of the plurality of buses. One or more of the plurality of communications ports may be further operable to transfer data from one of the buses to a bus connection operable to route data to a device external to computer chip. One or more of the plurality of buses includes addressing and control lines.

REFERENCES:
patent: 4463421 (1984-07-01), Laws
patent: 4468734 (1984-08-01), Lanier et al.
patent: 4797882 (1989-01-01), Maxemchuk
patent: 4933933 (1990-06-01), Dally et al.
patent: 5099417 (1992-03-01), Magar et al.
patent: 5394389 (1995-02-01), Kremer
patent: 5563509 (1996-10-01), Small
patent: 5761516 (1998-06-01), Rostoker et al.
patent: 5764895 (1998-06-01), Chung
Itano, et al "HIRB: A Hierarchical Ring Bus" University of Tsukuba, Japan, Proceedings of the Nineteenth Annual Hawaii International Conference on System Sciences, 1986, pp. 206-213.
Kim, et al, "A Relational Dataflow Database Machine Based on Heirarchical Ring Network," Korea Advanced Institute of Technology, Proceedings of the International Conference on Fifth Generation Computer Systems, 2984, pp. 489-496.
Su, et al, "Adaptive Fault-Tolerant Deadlock-Free Routing of the Slotted Ring Multiprocessor," IEEE Transactions on Computers, vol. 45, No. 6, Jun. 1996, pp. 666-683.
Gustavson, D.B., "Scalable Coherent Interface and Related Standards Projects," IEEE vol. 12, No. 1, pp. 10-22, Feb. 1992.
Cha, et al, "Simulated Behaviour of Large Scale SCI Rings and Tori," Depts. of Engineering and Computer Science, University of Cambridge, United Kingdom, pp. 1-21, Proceedings of 5th IEEE Symposium on Parallel and Distributed Processing, Dallas, Texas, Dec. 1993.
Franklin, et al, "ARB: A Hardware Mechanism for Dynamic Reordering of Memory References," IEEE Transactions on Computers, vol. 45, No. 5, May 1996, pp. 552-571.
Barroso, et al, "Performance Evaluation of the Slotted Ring Multiprocessor," IEEE Transactions on Computers, vol. 44, No. 7, Jul. 1995, pp. 878-890.
Bhuyan, et al, "Approximate Analysis of Single and Multiple Ring Networks," IEEE Transactions on Computers, vol. 38, No. 7, Jul. 1989, pp. 1027-1040.
Arden, et al, "Analysis of Chordal Ring Network," IEEE Transactions on Computers, Vo. C-30, No. 4, Apr. 1981, pp. 291-301.
Kubiatowicz et al, "The Alweife CMMU: Addressing the Multiprocessor Communications Gap," Extended Abstract for Hot Chips '94, 1994, pp. 1-3.
Kubiatowicz et al, "The Anatomy of a Message in the Alewife Multiprocessor," Proceedings of the International Conference on Supercomputing (ICS) 1993, pp. 195-206, Jul. 1993.

Affiliated with

Also associated with

Rating

Data transfer network on a chip utilizing a multiple traffic cir does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data transfer network on a chip utilizing a multiple traffic cir, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data transfer network on a chip utilizing a multiple traffic cir will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-952207