MOS transistor with controlled shallow source/drain junction, so

Details MOS transistor with controlled shallow source/drain junction, so MOS transistor with controlled shallow source/drain junction, so

1997-04-28

1999-08-03

Abraham, Fetsum

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

257 52, 257 57, 257 66, 257 69, 257349, 257350, 257351, 257352, H01L 29784

Patent

active

059329130

ABSTRACT:
The invention provides an improved technique for forming a MOS transistor having lightly doped source and drain junction regions and low parasitic capacitance. The transistor includes raised source and drain electrodes which are strapped to the substrate adjacent the gate insulation. The raised electrodes include interconnect portions which overlie the field oxide separating the semiconductor substrate into a plurality of active regions. The source and drain electrodes are thickest where each overlies its junction with the substrate in order to control the depth of penetration of doping impurities into the substrate. After doping the electrodes, a rapid thermal anneal is performed which diffuses the doping impurities throughout the electrodes and into thin junction regions of the substrate, immediately beneath the source and drain electrodes. The thickness of the junction regions and the impurity concentration in each region is determined by the length of the diffusion anneal and the thickness of the overlying electrode. Lightly doped junction regions are formed in the substrate, between the source/drain electrodes and the channel, each junction region having a depth which is a fraction of the thickness of the overlying electrode strap, based on the substantially lower rate of impurity diffusion through single crystal silicon versus polycrystalline silicon. The thin, lightly-doped junction regions increase the breakdown voltage of the device.

REFERENCES:
patent: 5242847 (1993-09-01), Ozturk et al.
patent: 5298782 (1994-03-01), Sundaresan
patent: 5314832 (1994-05-01), Deleonibus
patent: 5316977 (1994-05-01), Kunishima et al.
patent: 5342796 (1994-08-01), Ahn et al.
patent: 5352631 (1994-10-01), Sitaram et al.
patent: 5581102 (1996-12-01), Kusumoto

Affiliated with

Also associated with

Rating

MOS transistor with controlled shallow source/drain junction, so does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with MOS transistor with controlled shallow source/drain junction, so, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS transistor with controlled shallow source/drain junction, so will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-852011