Method and apparatus for connecting memory chips to form a cache

Details Method and apparatus for connecting memory chips to form a cache Method and apparatus for connecting memory chips to form a cache

1996-08-15

1999-12-07

Thai, Tuan V.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711118, 711120, 711153, 711154, G06F 1200, G06F 1300

Patent

active

060000139

ABSTRACT:
The present invention includes a central processing unit (CPU) coupled to a bus. Cache memory devices are coupled to the bus to receive memory requests from the CPU. Each of the cache memory devices includes a cache memory which is coupled to the controller circuit. The controller circuit provides control signals, which enable the cache memory to execute a memory operation requested by the CPU. The controller circuit is coupled to receive predefined address bits comprising memory addresses and memory requests issued by the CPU. Each of the controller circuits disposed in each cache memory device is further coupled to receive an identification number unique to each of the cache memory devices coupled to the bus. The controller circuits disposed in each of the cache memory devices compares the unique identification number with the predefined address bits, such that if the identification number and the predefined address bits match, the controller circuit provides control signals to enable its cache memory to execute the memory operation requested by the CPU at the cache memory location corresponding to the main memory address. In the event the identification does not match the predefined bits of the address, the memory controller circuit does not provide control signals to enable the memory to execute the memory operation and disables output driver circuits disposed within the cache.

REFERENCES:
patent: 4831625 (1989-05-01), Chiu et al.
patent: 4903299 (1990-02-01), Lee et al.
patent: 5014195 (1991-05-01), Farrell et al.
patent: 5056002 (1991-10-01), Watanabe
patent: 5097409 (1992-03-01), Schwartz et al.
patent: 5146573 (1992-09-01), Sato et al.
patent: 5175833 (1992-12-01), Yarkoni
patent: 5202968 (1993-04-01), Sato
patent: 5210844 (1993-05-01), Shimura et al.
patent: 5276832 (1994-01-01), Holman, Jr.
patent: 5297268 (1994-03-01), Lee et al.

Affiliated with

Also associated with

Rating

Method and apparatus for connecting memory chips to form a cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for connecting memory chips to form a cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for connecting memory chips to form a cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-836582