Electrical computers and digital processing systems: processing – Processing architecture – Superscalar
Patent
1997-10-28
1999-10-26
Donaghue, Larry D.
Electrical computers and digital processing systems: processing
Processing architecture
Superscalar
712218, 712244, G06F 946
Patent
active
059745240
ABSTRACT:
According to one aspect of the invention, a method is provided for maintaining the state of a processor having a plurality of physical registers and a rename register map which stores rename pairs that associate architected and physical registers, the rename register map having a plurality of entries which are associated with the physical registers, individual entries having an architected register field, an architected status bit and a history status bit. In one version, the method includes the steps of dispatching an instruction which targets an architected register; determining a presently architected entry in the rename register map in which an architected pointer in the architected register field of the entry matches the architected register pointer of the architected register targeted by the dispatched instruction and the architected status bit is set; resetting the architected status bit; setting the history status bit in the entry and saving the physical register pointer to a checkpoint recovery table if the dispatched instruction is interruptible or if the architected register of the dispatched instruction has not been targeted since the latest dispatched interruptible instruction; determining a next available rename register map entry; writing a pointer to the architected register targeted by the instruction into the architected register field and setting the architected status bit in the next available rename register map entry.
REFERENCES:
patent: 5805906 (1998-09-01), Cheong et al.
patent: 5860014 (1999-01-01), Cheong et al.
patent: 5870582 (1999-02-01), Cheong et al.
patent: 5870612 (1999-02-01), Cheong et al.
patent: 5875326 (1999-02-01), Cheong et al.
patent: 5884062 (1999-03-01), Wickman et al.
patent: 5887161 (1999-03-01), Cheong et al.
Cheong Hoichi
Jordan Paul Joseph
Le Hung Qui
Nguyen Quan
Donaghue Larry D.
England Anthony V.S.
International Business Machines - Corporation
Reeves Matthew G.
LandOfFree
Method and apparatus for reducing the number of rename registers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing the number of rename registers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing the number of rename registers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-776326