Semiconductor memory device incorporating redundancy memory cell

Details Semiconductor memory device incorporating redundancy memory cell Semiconductor memory device incorporating redundancy memory cell

1999-02-09

1999-10-26

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Bad bit

36518901, 36523001, G11C 1300

Patent

active

059739703

ABSTRACT:
A semiconductor memory device includes a plurality of bus lines, normal memory cell arrays, data amplifiers for amplifying data read from the normal memory cell arrays, redundancy memory cell arrays, and redundancy data amplifiers for amplifying data read from the redundancy memory cell arrays. First bus selectors selectively connect the normal data amplifiers to the bus lines and second bus selectors selectively connect the redundancy data amplifiers to the bus lines.

REFERENCES:
patent: 5687125 (1997-11-01), Kikuchi

Affiliated with

Also associated with

Rating

Semiconductor memory device incorporating redundancy memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device incorporating redundancy memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device incorporating redundancy memory cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-771676