Method for isolating faults on a clocked synchronous bus

Details Method for isolating faults on a clocked synchronous bus Method for isolating faults on a clocked synchronous bus

1997-04-11

1999-09-21

Le, Dieu-Minh T.

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

714 56, 714 34, 714798, G06F 1100

Patent

active

059548258

ABSTRACT:
A shift register is used to latch the bus-driver-enable signal for each potential bus driver during each system clock cycle. The shift register clock will freeze upon receipt of a "check stop" signal. Once frozen, the shift register can be scanned for fault isolation analysis.

REFERENCES:
patent: 4710691 (1987-12-01), Bergstrom et al.
patent: 5220567 (1993-06-01), Dooley
patent: 5253184 (1993-10-01), Kleinschnitz
patent: 5303353 (1994-04-01), Matsuura et al.
patent: 5319679 (1994-06-01), Bagby
patent: 5339395 (1994-08-01), Pickett
patent: 5383201 (1995-01-01), Satterlee
patent: 5410542 (1995-04-01), Gerbehy et al.
patent: 5444859 (1995-08-01), Baker et al.
patent: 5511170 (1996-04-01), Abdoo
patent: 5519830 (1996-05-01), Opoczynski
patent: 5533037 (1996-07-01), Shah et al.
patent: 5594861 (1997-01-01), Jonsson et al.
patent: 5623645 (1997-04-01), Yip et al.
patent: 5649175 (1997-07-01), Kanekal et al.
patent: 5671369 (1997-09-01), LaBerge et al.
patent: 5812796 (1998-09-01), Broedner et al.

Affiliated with

Also associated with

Rating

Method for isolating faults on a clocked synchronous bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for isolating faults on a clocked synchronous bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for isolating faults on a clocked synchronous bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-75981