Programmable logic array integrated circuits

Details Programmable logic array integrated circuits Programmable logic array integrated circuits

1993-08-25

1995-07-25

Hudspeth, David R.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 41, H03K 19177

Patent

active

054365759

ABSTRACT:
A programmable logic array integrated circuit has a number of programmable logic modules which are grouped together in a plurality of logic array blocks ("LABs"). The LABs are arranged on the circuit in a two dimensional array. A conductor network is provided for interconnecting any logic module with any other logic module. In addition, adjacent or nearby logic modules are connectable to one another for such special purposes as providing a carry chain between logic modules and/or for connecting two or more modules together to provide more complex logic functions without having to make use of the general interconnection network. Another network of so-called fast or universal conductors is provided for distributing widely used logic signals such as clock and clear signals throughout the circuit. Multiplexers can be used in various ways to reduce the number of programmable interconnections required between signal conductors.

REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4124899 (1978-11-01), Birkner et al.
patent: 4398267 (1983-08-01), Furuyama
patent: 4642487 (1987-02-01), Carter
patent: 4689654 (1987-08-01), Brockman
patent: 4706216 (1987-11-01), Carter
patent: 4745579 (1988-05-01), Mead et al.
patent: 4758745 (1988-07-01), El Gamal et al.
patent: 4758985 (1988-07-01), Carter
patent: 4786904 (1988-11-01), Graham et al.
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4855619 (1989-08-01), Hsieh et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4912345 (1990-03-01), Steele et al.
patent: 4937475 (1990-06-01), Rhodes et al.
patent: 4963768 (1990-10-01), Agrawal et al.
patent: 4963770 (1990-10-01), Keida
patent: 4970410 (1990-11-01), Matsushita et al.
patent: 5003200 (1991-03-01), Sakamoto
patent: 5023484 (1991-06-01), Pathak et al.
patent: 5027011 (1992-06-01), Chan et al.
patent: 5122685 (1992-06-01), Chan et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5311080 (1994-05-01), Britton et al.
patent: 5329180 (1994-07-01), Popli et al.
"Optimized Reconfigurable Cell Array (ORCA) Series Field-Programmable Gate Arrays," AT&T Microelectronics, Advance Data Sheet, pp. 1-87, Feb. 1993.
Minnick, "A Survey of Microcellular Research," J. of the Assoc. for Computing Machinery, 14(2):203-241, Apr. 1967.
Shoup, "Programmable Cellular Logic Arrays," (Ph.D. dissertation, Carnegie-Mellon University) Pittsburgh, Mar. 1970.
Heutink, "Implications of Busing for Cellular Arrays," Computer Design, pp. 95-100, Nov. 1974.
"The Programmable Gate Array Data Book," Xilinx, Inc., pp. 1-3 to 1-5, 2-1 to 2-13 and 2-61 to 2-69, 1991.
"The Programmable Gate Array Data Book," Xilinx, Inc., San Jose, California, pp. 1-1 through 2-123, 1988.
Yau et al., "Universal Logic Modules and Their Applications," IEEE Transactions on Computers, C-19(2):141-149, Feb. 1970.
Ahrens et al., "An FPGA Family Optimized for High Densities and Reduced Routing Delay," Proc. IEEE 1990 Custom Integrated Circuits Conference.
El-Ayat et al., "A CMOS Electrically Configurable Gate Array," IEEE J. of Solid State Circuits, vol. 24, No. 3, Jun. 1989.
Furtek et al., "Labyrinth: A Homogeneous Computational Medium," Proc. IEEE 1990 Custom Integrated Circuits Conference.
Haines, "Field-Programmable Gate Array with Non-Volatile Configuration," Microprocessors and Microsystems, vol 13, No. 5, Jun. 1989.
Hsieh, "Third-Generation Architecture Boost Speed and Density of Field-Programmable Gate Arrays," Proc. IEEE 1990 Custom Integrated Circuits Conference.
Carr et al., "MOS/LSI Design and Application," Texas Instruments Electronics Series, McGraw-Hill and Co., pp. 229-258, 1972.
Fleisher et al., "An Introduction to Array Logic," IBM J. of Res. and Development, pp. 98-109, Mar. 1975.
Horninger, "A High-Speed ESFI SOS Programmable Logic Array with an MNOS Version," IEEE J. of Solid State Circuits, SC-10(5):331-336, Oct. 1975.
Kitson et al., "Programmable Logic Chip Rivals Gate Arrays in Flexibility," Electronic Design, pp. 95-101, Dec. 8, 1983.
Advanced Micro Devices, "The World's Most Versatile Logic Tool; AmPAL22V10," May 1984.
Monolithic Memories, "Programmable Array Logic; PAL 20RA10," Jun. 1989.
Wahlstrom, "Programmable Logic Arrays--Cheaper by the Millions," Electronics, pp. 90-95, Dec. 11, 1967.

Affiliated with

Also associated with

Rating

Programmable logic array integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic array integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic array integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-742302