Single integrated circuit having both a memory array and an arit

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365 51, 365 63, 326 39, 326 41, G06F 738

Patent

active

053981987

ABSTRACT:
An arithmetic and logic unit implemented in a memory array. The memory array has a plurality of memory cells each with a memory storage element and each accessible via a word line and at least one bit line, The arithmetic and logic unit comprises a plurality of logic circuits coupled to the word and bit lines in place of the memory storage elements of certain memory cells, Each of a plurality of pull down logic circuits implements an arithmetic and/or logic function,

REFERENCES:
patent: 4068214 (1978-01-01), Patil
patent: 4293783 (1981-10-01), Patil
patent: 4508977 (1985-04-01), Page et al.
patent: 4525809 (1985-06-01), Chiba et al.
patent: 4546273 (1985-10-01), Osman
patent: 4876466 (1989-10-01), Kondou et al.
patent: 4912665 (1990-03-01), Waller et al.
patent: 4924440 (1990-05-01), Tanoi
patent: 4972105 (1990-11-01), Burton et al.
patent: 5053993 (1991-10-01), Miura
patent: 5063537 (1991-11-01), Akrout et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Single integrated circuit having both a memory array and an arit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single integrated circuit having both a memory array and an arit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single integrated circuit having both a memory array and an arit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-717029

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.