Patent
1995-05-03
1997-04-29
Harvey, Jack B.
395292, 395858, 395859, G06F 1314
Patent
active
056257783
ABSTRACT:
A system has a system resource, such as a frame buffer, coupled to a system bus, the system bus conveying a request for access to the system resource from another system element connected to the system bus. An apparatus for presenting the access request to the system resource from the system bus includes a queue, a multiplexor that is preferably glitchless, and a controller. The queue has an input for receiving access request information from the system bus; one or more storage elements, each for storing access request information, wherein the one or more storage means are connected to form a queue having a head and a tail; and a queue output for supplying data stored in the head of the queue. The multiplexor has a first input coupled to the queue output, a second input for receiving the access request information from the system bus, and a multiplexor output for supplying the access request to the system resource. The controller is coupled to the queue and to the multiplexor, for initiating the loading of the access request information into the queue, and for initially causing the multiplexor to supply, at the multiplexor output, the access request information from the second input, and for subsequently causing, after the access request information becomes available at the queue output, the multiplexor to supply, at the multiplexor output, the access request information from the first input. This configuration reduces latency on read operations to the frame buffer.
REFERENCES:
patent: 4682284 (1987-07-01), Schrofer
patent: 5185875 (1993-02-01), Chinnaswamy
patent: 5231636 (1993-07-01), Rasmussen
patent: 5257348 (1993-10-01), Roskowski et al.
patent: 5263138 (1993-11-01), Wasserman et al.
patent: 5274753 (1993-12-01), Roskowski et al.
patent: 5301272 (1994-04-01), Atkins
patent: 5379379 (1995-01-01), Becker et al.
patent: 5459842 (1995-10-01), Begun et al.
PowerPC 601 RISC Microprocessor User's Manual, pp. 2-42 through 2-70; 8-1 through 8-36; and 9-1 through 9-52, published by Motorola in 1993.
PCI Local Bus Specification, Review Draft Revision 2.1, published Oct. 21, 1994 by the PCI Special Interest Group, P.O. Box 14070, Portland, OR 97214.
PCI Multimedia Design Guide, Revision 1.0 (Mar. 29, 1994), which is distributed by the PCI Multimedia Working Group (part of the PCI Special Interest Group, P.O. Box 14070, Portland, OR 97214).
Baden Eric A.
Childers Brian A.
Apple Computer Inc.
Harvey Jack B.
Lefkowitz Sumati
LandOfFree
Method and apparatus for presenting an access request from a com does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for presenting an access request from a com, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for presenting an access request from a com will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-713890