Method and structure for providing fast conditional sum in a fie

Electronic digital logic circuitry – Multifunctional or programmable – Array

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Other Related Categories

326 38, H03K 19177

Type

Patent

Status

active

Patent number

058983198

Description

ABSTRACT:
A carry logic circuit for a field programmable gate array (FPGA) which allows a carry input signal to be propagated through the carry logic circuit without passing through a multiplexer of another series connected circuit element. The carry logic circuit uses a function generator of the FPGA to provide a propagate signal in response to first and second input signals provided to the carry logic circuit. Also described are methods for performing a carry logic function in an FPGA.

REFERENCES:
patent: 4124899 (1978-11-01), Birkner et al.
patent: 4706216 (1987-11-01), Carter
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4870302 (1989-09-01), Freeman
patent: 5198705 (1993-03-01), Galbraith et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5267187 (1993-11-01), Hsieh et al.
patent: 5280202 (1994-01-01), Chan et al.
patent: 5287472 (1994-02-01), Horst
patent: 5317210 (1994-05-01), Patel
patent: 5332929 (1994-07-01), Chiang
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5349250 (1994-09-01), New
patent: 5352940 (1994-10-01), Watson
patent: 5386156 (1995-01-01), Britton et al.
patent: 5396127 (1995-03-01), Chan
patent: 5414377 (1995-05-01), Freidin
patent: 5451887 (1995-09-01), El-Avat
patent: 5483478 (1996-01-01), Chiang
patent: 5487025 (1996-01-01), Partovi et al.
patent: 5508952 (1996-04-01), Kantabutra
patent: 5546018 (1996-08-01), New et al.
patent: 5629886 (1997-05-01), New
Xilinx Programmable Gate Array Data Book, 1989, pp. 6-30 through 6-44, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
C. Lytle "FLEX Programmable Logic: Largest Density PLD", COMPCON Spring '93, Digest of Papers, Feb. 22-26 1993, IEEE, Computer Society Press, New York, pp. 355-361.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and structure for providing fast conditional sum in a fie does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and structure for providing fast conditional sum in a fie, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and structure for providing fast conditional sum in a fie will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-687795

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.