Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Patent
1996-07-10
1998-09-29
Niebling, John
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
438 30, H01L 21786
Patent
active
058145397
ABSTRACT:
In the formation and structure of a thin film transistor (TFT), an insulator is formed to cover the surface of the transistor gate electrode, which electrode is separated from an underlying semiconductor layer, having defined source, drain and channel regions, by a gate insulating layer. The overlying gate insulator is formed by anodic oxidation of the gate electrode metal. The formation of the gate insulator thickness and its lateral offset, .DELTA.L, which is defined as the lateral spatial separation between the gate electrode and the source or drain region, can be accurately controlled by the gate electrode anodic oxidation process to provide a reliably and reproducible low OFF current, I.sub.OFF, resulting in a TFT that provides for a large I.sub.ON /I.sub.OFF ratio useful in large area applications wherein electrical charge is required, such as, liquid crystal displays and memory integrated circuits. Preferably, the metal gate electrode is subjected to anodic oxidation at a voltage within the range of between approximately 150 V to 250 V achieving a lateral offset, .DELTA.L, in the range of approximately 100 nm to 200 nm.
REFERENCES:
patent: 4469568 (1984-09-01), Kato et al.
patent: 4727044 (1988-02-01), Yamazaki
patent: 5165075 (1992-11-01), Hiroki et al.
patent: 5289030 (1994-02-01), Yamazaki et al.
patent: 5474965 (1995-12-01), Yamazaki et al.
patent: 5521107 (1996-05-01), Yamazaki et al.
S. Morozumi, et al., R&D Department, Seiko Epson Corporation, Negano, "5.2 Low Temperature Processed Poly Si TFT and its Application to Large Area LCD", Japan Display '86, pp. 196 to 199.
K. Nakazawa et al., "Lightly Doped Drain TFT Structure for Poly-Si LCDs", SID '90 Digest, pp. 311-314.
"Enhanced Adhesion To Glass Substrates Using Tantalum Oxide Adhesion Layer", Research Disclosure, No. 325, May 1991, Havant GB, pp. 369, XP229725.
Stanley Wolf, Ph.D. and Richard N. Tauber, Ph.D., "Silicon Processing For the VLSI Era, Vol. 1, Process Technology", 1986, pp. 176-188, 335.
Mulpuri S.
Niebling John
Seiko Epson Corporation
LandOfFree
Method of manufacturing an active matrix panel does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing an active matrix panel, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing an active matrix panel will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-685798