Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1997-09-12
2000-08-01
Wojciechowicz, Edward
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257395, 257411, H01L 2972
Patent
active
060970626
ABSTRACT:
A semiconductor manufacturing process is provided in which an oxidation retarding species is introduced into regions of the substrate distal from the isolation structures. A subsequent thermal oxidation process results in the formation of a gate dielectric film in which the film thickness proximal to the isolation structures is greater than the film thickness distal from the isolation structures. Broadly speaking, an isolation structure is formed in an isolation region of a semiconductor substrate. A mask is then formed on an upper surface of the semiconductor substrate. The mask covers the isolation structure and portions of the semiconductor substrate proximal to the isolation structure. A nitrogen bearing impurity distribution is then introduced into portions of the semiconductor substrate exposed by the mask. The nitrogen bearing impurity distribution therefore substantially resides within portions of the semiconductor substrate distal from the isolation structures. A gate dielectric is then formed on an upper surface of the semiconductor substrate. An oxidation rate of the distal portions of the semiconductor substrate is less than an oxidation rate of the proximal portions. In this manner, a thickness of the gate oxide is greater over the proximal portions of the substrate than over the distal portions.
REFERENCES:
patent: 4096522 (1978-06-01), Suzuki et al.
patent: 4375643 (1983-03-01), Yeh et al.
patent: 4412378 (1983-11-01), Shinada
patent: 4498227 (1985-02-01), Howell et al.
patent: 4926222 (1990-05-01), Kosa et al.
patent: 4962413 (1990-10-01), Yanazaki et al.
patent: 5497021 (1996-03-01), Tada
Wolf et al., Silicon Processing for the VLSI Era--vol. 1: Process Technology, 1986 Lattice Press, p. 183.
Fulford H. Jim
Gardner Mark I.
Wristers Derick J.
Advanced Micro Devices , Inc.
Daffer Kevin L.
Wojciechowicz Edward
LandOfFree
Optimized trench edge formation integrated with high quality gat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimized trench edge formation integrated with high quality gat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimized trench edge formation integrated with high quality gat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-666548