Sense amplification in data memories

Details Sense amplification in data memories Sense amplification in data memories

1995-01-27

1996-10-08

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Differential sensing

365203, 36518905, 327 52, G11C 702

Patent

active

055638350

ABSTRACT:
A data memory includes a memory cell that operates to generate two complementary data outputs indicative of a data bit stored in the memory cell. First and second sense amplifiers set an output latch to a first output logic state in response to a first state of the complementary data output signals, and set the output latch to a second output logic state in response to a second state of the data output signals. One or the other, but not both of the sense amplifiers change state in response to the complimentary data outputs received thereby during a memory read operation.

REFERENCES:
patent: 4903237 (1990-02-01), Rao
patent: 4972374 (1990-11-01), Wang et al.
patent: 5007024 (1991-04-01), Tanaka et al.
patent: 5058073 (1991-10-01), Cho et al.
patent: 5272674 (1993-12-01), Pathak et al.
patent: 5325328 (1994-06-01), Muroya et al.
patent: 5329494 (1994-07-01), Suzuki et al.
patent: 5333127 (1994-07-01), Hiraki et al.
patent: 5347183 (1994-09-01), Phelan

Affiliated with

Also associated with

Rating

Sense amplification in data memories does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sense amplification in data memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sense amplification in data memories will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-62459