Apparatus and method for branch target address calculation durin

Details Apparatus and method for branch target address calculation durin Apparatus and method for branch target address calculation durin

1998-03-31

2000-08-22

Eng, David Y.

Electrical computers and digital processing systems: processing

Processing control

Branching

G06F 932

Patent

active

061087734

ABSTRACT:
An apparatus and method for improving the execution of conditional branch instructions is provided. A translator detects a conditional branch instruction during decode of the instruction, and provides a displacement to a target address calculator. The target address calculator calculates a target address for the branch instruction during decoding of the branch instruction by summing the displacement with a next instruction linear address. A signal is provided to indicate whether the target address is within a current code segment. The target address is provided to an instruction fetcher for use by the fetcher if it is predicted that the branch will be taken. Validation of the calculated target address is made by comparing the signal with the sign of the displacement.

REFERENCES:
patent: 5740416 (1998-04-01), McNahn
patent: 5822574 (1998-10-01), Tran

Affiliated with

Also associated with

Rating

Apparatus and method for branch target address calculation durin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for branch target address calculation durin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for branch target address calculation durin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-595061