Apparatus and method for mapping a redundant memory column to a

Details Apparatus and method for mapping a redundant memory column to a Apparatus and method for mapping a redundant memory column to a

1995-05-10

1996-11-12

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Bad bit

365203, G11C 1300

Patent

active

055746888

ABSTRACT:
A memory device, which communicates with external address and data buses, includes a circuit for mapping a redundant memory column having a redundant memory cell to an address of a defective memory column. An enable line communicates with the redundant memory column and selectively carries active and inactive signal levels for respectively enabling and disabling communication between the data bus and the redundant memory cell. An address decoder receives an address signal on the address bus and generates the active level on the enable line when the value of the address signal equals the address of the defective memory cell. A driver precharges the enable line to the inactive level while the address signal is invalid.

REFERENCES:
patent: 3900837 (1975-08-01), Hunter
patent: 4471472 (1984-09-01), Young
patent: 4601019 (1986-07-01), Shah et al.

Affiliated with

Also associated with

Rating

Apparatus and method for mapping a redundant memory column to a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for mapping a redundant memory column to a , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for mapping a redundant memory column to a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-568552