Static information storage and retrieval – Floating gate – Particular biasing
Patent
1998-01-13
2000-07-11
Le, Vu A.
Static information storage and retrieval
Floating gate
Particular biasing
36518909, 36518519, G11C 700
Patent
active
060882670
ABSTRACT:
A nonvolatile semiconductor memory device is provided in which a negative voltage is applied to a gate electrode of a memory cell transistor during an erase mode. The memory device includes a row decoder circuit having an N-channel transistor connected to a word line. The N-channel transistor is provided on a P-type well region of a semiconductor substrate. A negative voltage is applied to the P-type well region during the erase mode, while ground potential is applied thereto during other modes.
REFERENCES:
patent: 4823318 (1989-04-01), D'Arrigo et al.
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5126808 (1992-06-01), Montalvo et al.
patent: 5157281 (1992-10-01), Santin et al.
patent: 5168174 (1992-12-01), Naso et al.
patent: 5265052 (1993-11-01), D'Arrigo et al.
patent: 5267209 (1993-11-01), Yoshida
patent: 5282176 (1994-01-01), Allen et al.
patent: 5287536 (1994-02-01), Schreck et al.
patent: 5295095 (1994-03-01), Josephson
patent: 5295106 (1994-03-01), Jinbo
patent: 5297081 (1994-03-01), Challa
patent: 5311480 (1994-05-01), Schreck
patent: 5319604 (1994-06-01), Imondi et al.
patent: 5335200 (1994-08-01), Coffman et al.
patent: 5365479 (1994-11-01), Hoang et al.
D'Arrigo, et al. "Nonvolatile Memories," ISSCC 89, pp. 132-133, Feb. 16, 1989.
Mukherjee, et al., "A Single Transistor EEPROM Cell and Its Implementation in a 512K CMOS EEPROM," IEDM 85, pp. 616-619, 1985 no month.
Haddad, et al., "An Investigation of Erase--Mode Dependent Hole Trapping in Flash EEPROM Memory Cell," IEEE, vol. 11, No. 11 pp. 514-516, Nov. 1990.
Ajika, et al., "A 5 Volt Only 16M Bit Flash EEPROM Cell With a Simple Stacked Gate Structure," IEDM 90, pp. 115-118, 1990 no month.
Atsumi Shigeru
Tanaka Sumio
Kabushiki Kaisha Toshiba
Le Vu A.
LandOfFree
Nonvolatile semiconductor memory device having row decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory device having row decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device having row decoder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-548473