Multiple array programmable logic device with a plurality of pro

Details Multiple array programmable logic device with a plurality of pro Multiple array programmable logic device with a plurality of pro

1995-06-07

1997-04-01

Westin, Edward P.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 41, H05K 19177

Patent

active

056170424

ABSTRACT:
The programmable logic device (PLD) of this invention includes two or more programmable logic blocks interconnected by a programmable switch matrix that includes a programmable input switch matrix and a programmable centralized switch matrix. Each programmable logic block is coupled to a plurality of programmable I/O macrocells by an output switch matrix. Each programmable I/O macrocell is connected to one of a plurality of I/O pins for the programmable logic block. In one embodiment, an input macrocell couples an I/O macrocell and the associated I/O pin to the programmable input switch matrix. The programmable input switch matrix provides a uniform treatment of all feedback signals to the programmable centralized switch matrix and thereby simplifies signal routing, provides an improved functionality balance, and improved resource utilization within the PLD. The output switch matrix routes output signals from a programmable logic block to any one of a multiplicity of the I/O macrocells. The output switch matrix and the input switch matrix decouple the programmable logic block and centralized switch matrix from the pin-out and the feedback architecture of the PLD. Thus, the output switch matrix and the input switch matrix may be effectively used with a wide variety of programmable interconnect structures and programmable logic block architectures to achieve enhanced resource utilization, routability and functionality.

REFERENCES:
patent: 4758746 (1988-07-01), Birkner et al.
patent: 4771285 (1988-09-01), Agrawal et al.
patent: 4789951 (1988-12-01), Birkner et al.
patent: 5015884 (1991-05-01), Agrawal et al.
patent: 5130574 (1992-07-01), Shen et al.
patent: 5191243 (1993-03-01), Shen et al.
patent: 5204556 (1993-04-01), Shankar
patent: 5229214 (1993-06-01), Pedersen
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
Om P. Agrawal, "AMD's Next Generation MACH.TM. 3xx/4xx Family Breaks New PLD Density/Speed Barrier", Conference Record, Wescon 92, pp. 100-106, Nov. 1992.
Raymond Leung et al., "A 7.5 ns 350 mW BiCMOS PAL.RTM.-type Device," Electronic Engineering, pp. 5.6.1-5.6.4, IEEE 1989 Custom Integrated Circuits Conference.
Electronic Engineering, vol. 63, No. 773, May, 1991, London, GB, pp. 69, 70, 72, 74, "Obtaining 70MHz Performance in the MAX Architecture".
EDN Electrical Design News, vol. 34, No. 20, Sep. 28, 1989, Newton, MA, US, pp. 91, 93, 94, 96, 98, 100, "PLD Architectures Require Scrutiny".
Electronic Design, vol. 33, No. 25, Oct. 1985, Hasbrouck Heights, New Jersey, US, pp. 123-128, 130, "Application-Specific IC's Relying on RAM, Implement Almost any Logic Function".

Affiliated with

Also associated with

Rating

Multiple array programmable logic device with a plurality of pro does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple array programmable logic device with a plurality of pro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple array programmable logic device with a plurality of pro will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-542409