Apparatus and method for caching lock conditions in a multi-proc

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

711142, G06F 1308

Patent

active

060062991

ABSTRACT:
In a computer system, an apparatus for handling lock conditions wherein a first instruction executed by a first processor processes data that is common to a second processor while the second processor is locked from simultaneously executing a second instruction that also processes this same data. A lock bit is set when the first processor begins execution of the first instruction. Thereupon, the second processor is prevented from executing its instruction until the first processor has completed its processing of the shared data. Hence, the second processor queues its request in a buffer. The lock bit is cleared after the first processor has completed execution of its instruction. The first processor then checks the buffer for any outstanding requests. In response to the second processor's queued request, the first processor transmits a signal to the second processor indicating that the data is now not locked.

REFERENCES:
patent: 4513367 (1985-04-01), Chan et al.
patent: 5175837 (1992-12-01), Arnold et al.
patent: 5222224 (1993-06-01), Flynn et al.
patent: 5301290 (1994-04-01), Tetzlaff et al.
patent: 5325535 (1994-06-01), Santeler et al.
patent: 5369753 (1994-11-01), Tipley
"The Metaflow Architecture", pp. 10-13 and 63-73, by Val Popescu, Merle Schultz, John Spracklen, Gary Gibson, Bruce Lightner, and David Isaman, IEEE Micro, 1991.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Apparatus and method for caching lock conditions in a multi-proc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for caching lock conditions in a multi-proc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for caching lock conditions in a multi-proc will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-516675

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.