Memory mapped register file

Details Memory mapped register file Memory mapped register file

2011-01-31

2011-12-13

Patel, Hetul (Department: 2186)

Electrical computers and digital processing systems: memory

Address formation

Combining two or more values to create address

C711S202000, C712S208000, C712S218000, C712S229000

Reexamination Certificate

active

08078828

ABSTRACT:
A method and apparatus for operating a memory mapped register file. The method includes: receiving a source index input having a length of T−1 bits, the source index input identifying one of a plurality of unbanked registers; receiving a processor mode input to identify one of P processor modes, where P is greater than two; generating an encoded address having a length of T bits based on the source index input and the processor mode input; and identifying one of the plurality of unbanked registers associated with one of the P processor modes using the encoded address.

REFERENCES:
patent: 5497499 (1996-03-01), Garg et al.
patent: 5560032 (1996-09-01), Nguyen et al.
patent: 5583804 (1996-12-01), Seal et al.
patent: 5701493 (1997-12-01), Jaggar
patent: 5737624 (1998-04-01), Garg et al.
patent: 5740461 (1998-04-01), Jaggar
patent: 5809522 (1998-09-01), Novak et al.
patent: 5826055 (1998-10-01), Wang et al.
patent: 5832292 (1998-11-01), Nguyen et al.
patent: 5926841 (1999-07-01), Novak et al.
patent: 5970241 (1999-10-01), Deao et al.
patent: 6038653 (2000-03-01), Nguyen et al.
patent: 6112019 (2000-08-01), Chamdani et al.
patent: 6131157 (2000-10-01), Wang et al.
patent: 6279101 (2001-08-01), Witt et al.
patent: 6282630 (2001-08-01), Nguyen et al.
patent: 6363471 (2002-03-01), Mieer et al.
patent: 6412064 (2002-06-01), Wang et al.
patent: 6766505 (2004-07-01), Rangan et al.
patent: 7024544 (2006-04-01), Shelor
patent: 7096345 (2006-08-01), Chen et al.
patent: 7139899 (2006-11-01), Kerr et al.
patent: 7200738 (2007-04-01), Crook et al.
Computer Architecture A Quantitative Approach, Second Edition, David A. Patterson and John L. Hennessy with a contribution by David Goldberg; 1996; 14 pages.
Superscalar Microprocessor Design; Miek Johnson, 1991; 3 pages.
Hennessy, John L. and David A. Patterson; Computer Architecture, A Quantitative Approach; Second Edition; Morgan Kaufmann: 1990; p. 97,127,195,242-244,247-249, 252, 257, and 279.
Johnson, Mike; Superscalar Microprocessor Design; Prentice Hall; 1991; p. 169.
USPTO Non-Final Office Action mailed Dec. 13, 2005 for U.S. Appl. No. 10/627,269, filed Jul. 25, 2003.
Amendment filed Mar. 9, 2006 in response to USPTO Non-Final Office Action mailed Dec. 13, 2005 for U.S. Appl. No. 10/627,269, filed Jul. 25, 2003.
USPTO Final Office Action mailed Mar. 27, 2006 for U.S. Appl. No. 10/627,269, filed Jul. 25, 2003.
Preliminary Amendment and Petition for Extension of Time filed Jul. 26, 2006 in response to USPTO Final Office Action mailed Mar. 27, 2006 for U.S. Appl. No. 10/627,269, filed Jul. 25, 2003.
USPTO Non-Final Office Action mailed Aug. 9, 2006 for U.S. Appl. No. 10/627,269, filed Jul. 25, 2003.
Amendment and Petition for Extension of Time filed Nov. 13, 2006 in response to USPTO Non-Final Office Action mailed Aug. 9, 2006 for U.S. Appl. No. 10/627,269, filed Jul. 25, 2003.
USPTO Final Office Action mailed Mar. 16,2007 for Application No. 10/627,269 filed Jul. 25, 2003.
Amendment after Final filed May 16, 2007 in response to USPTO Final Office Action mailed Mar. 16, 2007 for U.S. Appl. No. 10/627,269, filed Jul. 25, 2003.
USPTO Non-Final Office Action mailed Jun. 13, 2007 for U.S. Appl. No. 10/627,269, filed Jul. 25, 2003.
Amendment and Petition for Extension of Time filed Oct. 3, 2007 in response to USPTO Non-Final Office Action mailed Jun. 13, 2007 for U.S. Appl. No. 10/627,269, filed Jul. 25, 2003.
USPTO Final Office Action mailed Nov. 1, 2007 for U.S. Appl. No. 10/627,269, filed Jul. 25, 2003.
Response after Final filed Jan. 4, 2008 in response to USPTO Non-Final Office Action mailed Nov. 1, 2007 for U.S. Appl. No. 10/627,269, filed Jul. 25, 2003.

Affiliated with

Also associated with

Rating

Memory mapped register file does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory mapped register file, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory mapped register file will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4311282