Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2008-05-22
2011-11-15
Bragdon, Reginald (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S112000, C711S114000, C711S167000, C711SE12078, C711SE12101
Reexamination Certificate
active
08060707
ABSTRACT:
A method, system and computer program product for minimizing read response time in a storage subsystem including a plurality of resources is provided. A middle logical block address (LBA) is calculated for a read request. A preferred resource of the plurality of resources is determined by calculating a minimum seek time based on a closest position to a last position of a head at each resource of the plurality of resources, estimated from the middle LBA. The read request is directed to at least one of the preferred resource or an alternative resource.
REFERENCES:
patent: 5390313 (1995-02-01), Yanai et al.
patent: 5463758 (1995-10-01), Ottesen
patent: 6611896 (2003-08-01), Mason, Jr. et al.
patent: 6954833 (2005-10-01), Yochai et al.
patent: 7016980 (2006-03-01), Mayer et al.
patent: 7185367 (2007-02-01), Munson
patent: 7330930 (2008-02-01), Nagshain
patent: 2004/0098610 (2004-05-01), Hrastar
patent: 2006/0206935 (2006-09-01), Choi et al.
patent: 2006/0253621 (2006-11-01), Brewer et al.
Fairhurst Matthew John
Kubo Robert Akira
Miller Justin Thomson
Bragdon Reginald
Cardwell Eric S
Griffiths & Seaton PLLC
International Business Machines - Corporation
LandOfFree
Minimization of read response time does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Minimization of read response time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Minimization of read response time will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4300984