Method of making an integrated circuit having fill structures

Details Method of making an integrated circuit having fill structures Method of making an integrated circuit having fill structures

2007-08-22

2010-11-30

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07844936

ABSTRACT:
A method for configuring an integrated circuit including configuring a plurality cells to form a cell library, wherein configuring each cell includes routing a intracell wiring in at least one layer positioned above a substrate, with the conductors being spaced apart from one another so as to have gaps there between, and configuring and positioning a plurality of fill structures in the gaps. The method further includes arranging selected logic cells from the cell library to form a desired layout of the integrated circuit, routing interconnect wiring between the selected logic cells in the at least one layer, and removing fill structures at positions that conflict with the routing of the interconnect wiring.

REFERENCES:
patent: 4916514 (1990-04-01), Nowak
patent: 5854125 (1998-12-01), Harvey
patent: 5861342 (1999-01-01), Gabriel et al.
patent: 6609235 (2003-08-01), Ramaswamy et al.
patent: 6904581 (2005-06-01), Oh
patent: 6913990 (2005-07-01), Nuetzel
patent: 7152215 (2006-12-01), Smith et al.
patent: 7458053 (2008-11-01), Ruderer et al.
patent: 2002/0144224 (2002-10-01), Frerichs et al.
patent: 2002/0199162 (2002-12-01), Ramaswamy et al.
patent: 2006/0190893 (2006-08-01), Morton
patent: 2006/0246719 (2006-11-01), Rueger et al.
patent: 2007/0210453 (2007-09-01), Large et al.
patent: 2008/0010934 (2008-01-01), Rizzo et al.
patent: 2008/0046853 (2008-02-01), Ruderer et al.
patent: 2008/0077903 (2008-03-01), Dinter et al.
patent: 2008/0235643 (2008-09-01), Taravade et al.
patent: 2009/0013298 (2009-01-01), Fouad et al.
patent: 2009/0031261 (2009-01-01), Smith et al.
patent: 2009/0193382 (2009-07-01), Melzner et al.
patent: 2009/0217228 (2009-08-01), Melzner
XYALIS, GTsmooth, website: www.xyalis.com/gtsmooth.htm, printed on Mar. 29, 2007, pp. 1-6, Copyright 2006 XYALIS, Developed by iMediasoft.
The MOSIS Service, MOSIS CMP and Antenna Rules, website: http://www.mosis.org/Technical/Designrules/guidelines.html, printed on Mar. 29, 2007, pp. 1-4.
Dr. Artur Balasinski, Cypress Semiconductor and Dr. Sam Nakagawa, BLAZE DFM; Using fill synthesis for enhanced planarization (part 2), website: http://www.edadesignline.com/howto/showArticleihtmlisessionid=41CO3XIXLVX3UOS, printed on Mar. 29, 2007, pp. 1-3, Copyright 2006 CMP Media LLC.
Dr. Artur Balasinski, Cypress Semiconductor and Dr. Sam Nakagawa, BLAZE DFM; Using fill synthesis for enhanced planarization (part 2), website: http://www.edadesignline.com/howto196600473, printed on Mar. 29, 2007, pp. 1-9, Copyright 2006 CMP Media LLC.

Affiliated with

Also associated with

Rating

Method of making an integrated circuit having fill structures does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making an integrated circuit having fill structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making an integrated circuit having fill structures will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4251399