Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2007-12-12
2010-06-08
Kindred, Alford W (Department: 2181)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S154000
Reexamination Certificate
active
07734877
ABSTRACT:
A processor communication register (PCR) contained in each processor within a multiprocessor cluster network provides enhanced processor communication. Each PCR stores identical processor communication information that is useful in pipelined or parallel multi-processing. Each processor has exclusive rights to store to a sector within each PCR within the cluster network and has continuous access to read the contents of its own PCR. Each processor updates its exclusive sector within all of the PCRs via a private protocol or dedicated wireless network, instantly allowing all of the other processors within the cluster network to see the change within the PCR data, and bypassing the cache subsystem. Efficiency is enhanced within the processor cluster network by providing processor communications to be immediately networked and transferred into all processors without momentarily restricting access to the information or forcing all the processors to be continually contending for the same cache line, and thereby overwhelming the interconnect and memory system with an endless stream of load, store and invalidate commands.
REFERENCES:
patent: 5659784 (1997-08-01), Inaba et al.
patent: 5805917 (1998-09-01), Sakurada et al.
patent: 6145007 (2000-11-01), Dokic et al.
patent: 6154785 (2000-11-01), Lakhat et al.
patent: 6466988 (2002-10-01), Sukegawa et al.
patent: 6516403 (2003-02-01), Koyanagi
patent: 7162573 (2007-01-01), Mehta
patent: 2003/0177273 (2003-09-01), Nakamura et al.
patent: 2004/0117510 (2004-06-01), Arimilli et al.
patent: 2004/0117511 (2004-06-01), Arimilli et al.
patent: 2004/0117598 (2004-06-01), Arimilli et al.
patent: 2004/0117603 (2004-06-01), Arimilli et al.
patent: 330836 (1989-09-01), None
patent: 363882 (1990-04-01), None
patent: 665503 (1995-08-01), None
patent: 730237 (1996-09-01), None
patent: 02238553 (1990-09-01), None
patent: 08235143 (1996-09-01), None
patent: 10083379 (1998-03-01), None
patent: 2000187652 (2000-07-01), None
patent: 2002202952 (2002-07-01), None
patent: 2002342136 (2002-11-01), None
Arimilli Ravi Kumar
Cargnoni Robert Alan
Williams Derek Edward
Wright Kenneth Lee
Dillon & Yudell LLP
Geib Benjamin P
International Business Machines - Corporation
Kindred Alford W
LandOfFree
Method and data processing system for processor-to-processor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and data processing system for processor-to-processor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and data processing system for processor-to-processor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4248414