Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2005-08-04
2010-06-08
Shah, Sanjiv (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S108000, C711S113000, C711S114000, C711S118000, C365S185250, C365S222000
Reexamination Certificate
active
07734866
ABSTRACT:
In a dynamic random access memory device, receiving refresh commands via a signaling interface and, in response to the refresh commands, refreshing a first row of storage cells at a first refresh rate and refreshing a second row of storage cells at a second, faster refresh rate.
REFERENCES:
patent: 5329490 (1994-07-01), Murotani
patent: 5629898 (1997-05-01), Idei et al.
patent: 5712825 (1998-01-01), Hadderman
patent: 5991218 (1999-11-01), Kushiyama
patent: 6201733 (2001-03-01), Hiraki et al.
patent: 6272588 (2001-08-01), Johnston
patent: 6341090 (2002-01-01), Hiraki et al.
patent: 6449197 (2002-09-01), Hiraki et al.
patent: 6542414 (2003-04-01), Hiraki et al.
patent: 6781893 (2004-08-01), Hiraki et al.
patent: 6781908 (2004-08-01), Pelley
patent: 6862240 (2005-03-01), Burgan
patent: 6873555 (2005-03-01), Hiraki et al.
patent: 6920523 (2005-07-01), Le
patent: 6940773 (2005-09-01), Poechmueller
patent: 6961281 (2005-11-01), Wong
patent: 7028136 (2006-04-01), Priyadarshan
patent: 7095669 (2006-08-01), Oh
patent: 7116602 (2006-10-01), Klein
patent: 2003/0081488 (2003-05-01), Fibranz
patent: 2003/0147295 (2003-08-01), Frankowsky et al.
patent: 2003/0161208 (2003-08-01), Nakashima
patent: 2003/0169634 (2003-09-01), Kilmer et al.
patent: 2005/0060488 (2005-03-01), Poechmueller
patent: 2005/0099868 (2005-05-01), Oh
patent: 2006/0018174 (2006-01-01), Park et al.
patent: 2006/0028893 (2006-02-01), Nakashima
International Search Report and Written Opinion of the International Searching Authority in International Application PCT/US2006/030413, World Intellectual Property Organization, Dec. 14, 2006, 8 pages.
Obsawa, T. et al., “Optimizing the DRAM Refresh Count for Merged DRAM/Logic LSIs”, Pattern Recoginition, ISLPED 98, Monterey, CA, Aug. 10-12, 1998, pp. 82-87.
S. Takase and n. Kushiyama, “A 1.6-GByte/s DRAM with Flexible Mapping Redundancy Technique and Additional Refresh Scheme,” IEEE Journal of Solid-State Circuits, vol. 34, No. 11, Nov. 1999, pp. 1600-1606.
Idei, Youji, et al., “Dual-Period Self-Refresh Scheme for Low Power DRAMs with On-Chip PROM Mode Register”, IEEE 1998, Journal of Solid-State Circuits, pp. 253-259.
Kim, Joohee, “Block-Based Multiperiod Dynamic Memory Design for Low Data-Retention Power”, IEEE 2003, Transactions on VLSI Systems, pp. 1006-1018.
Campos Yaima
Mahamedi Paradice Kreisman LLP
Rambus Inc.
Shah Sanjiv
LandOfFree
Memory with address-differentiated refresh rate to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory with address-differentiated refresh rate to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory with address-differentiated refresh rate to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4246048