Method and apparatus for implementing a field programmable...

Details Method and apparatus for implementing a field programmable... Method and apparatus for implementing a field programmable...

2005-04-08

2010-10-19

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07818705

ABSTRACT:
A skew generator unit includes a delay chain. The delay chain is coupled to a clock line that transmits a clock signal. The delay chain generates a skewed clock signal having a unit of delay from the clock signal. The skew generator unit also includes a selector. The selector is coupled to the delay chain and the clock line and may select one of the clock signal and the skewed clock signal.

REFERENCES:
patent: 5475830 (1995-12-01), Chen et al.
patent: 5835751 (1998-11-01), Chen et al.
patent: 5926053 (1999-07-01), McDermott et al.
patent: 6377912 (2002-04-01), Sample et al.
patent: 6434731 (2002-08-01), Brennan et al.
patent: 6487648 (2002-11-01), Hassoun
patent: 6550045 (2003-04-01), Lu et al.
patent: 6594807 (2003-07-01), Tetelbaum et al.
patent: 6651224 (2003-11-01), Sano et al.
patent: 6657456 (2003-12-01), Jefferson et al.
patent: 6668363 (2003-12-01), Minami et al.
patent: 6742133 (2004-05-01), Saeki
patent: 6904471 (2005-06-01), Boggs et al.
patent: 6941533 (2005-09-01), Andreev et al.
patent: 6941540 (2005-09-01), Kumagai
patent: 6943597 (2005-09-01), Kaviani
patent: 6944833 (2005-09-01), Jeon
patent: 6952813 (2005-10-01), Rahut
patent: 6954917 (2005-10-01), How et al.
patent: 6959396 (2005-10-01), Chen et al.
patent: 7032198 (2006-04-01), Sano et al.
patent: 7047504 (2006-05-01), Kawano
patent: 7071751 (2006-07-01), Kaviani
patent: 7107477 (2006-09-01), Singh
patent: 7117143 (2006-10-01), Wang et al.
patent: 7138820 (2006-11-01), Goetting et al.
patent: 7164297 (2007-01-01), Flynn
patent: 7194718 (2007-03-01), Sano et al.
patent: 7231620 (2007-06-01), Jang et al.
patent: 7290162 (2007-10-01), Swarbrick et al.
patent: 2001/0010092 (2001-07-01), Kato
patent: 2004/0103382 (2004-05-01), Yamamoto
patent: 2005/0050497 (2005-03-01), Tetelbaum
patent: 2005/0102643 (2005-05-01), Hou et al.
patent: 2005/0242836 (2005-11-01), Goetting et al.
patent: 2005/0278131 (2005-12-01), Rifani et al.
patent: 2006/0122806 (2006-06-01), Rifani et al.
patent: 2006/0129961 (2006-06-01), Paul et al.
patent: 2006/0136853 (2006-06-01), Advani
patent: 2006/0220697 (2006-10-01), Flynn
patent: 2006/0253821 (2006-11-01), Kitahara et al.
Chao-Yang Yeh, et al., “Skew-programmable Clock Design for FPGA and Skew-aware Placement”, FPGA'05, Feb. 20-22, 2005, pp. 33-40.

Affiliated with

Also associated with

Rating

Method and apparatus for implementing a field programmable... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for implementing a field programmable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for implementing a field programmable... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4241362