Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2005-04-26
2010-10-12
An, Meng-Ai (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C712S206000, C712S225000, C714S010000
Reexamination Certificate
active
07814487
ABSTRACT:
A multithreaded processor device is disclosed and includes a first program thread and second program thread. The second program thread is execution linked to the first program thread in a lock step manner. As such, when the first program thread experiences a stall event, the second program thread is instructed to perform a no operation instruction in order to keep the second program thread execution linked to the first program thread. Also, the second program thread performs a no operation instruction during each clock cycle that the first program thread is stalled due to the stall event. When the first program thread performs a first successful operation after the stall event, the second program thread restarts normal execution.
REFERENCES:
patent: 5574939 (1996-11-01), Keckler et al.
patent: 6055628 (2000-04-01), Seshan et al.
patent: 6170051 (2001-01-01), Dowling
patent: 6363475 (2002-03-01), Dowling
patent: 6523110 (2003-02-01), Bright et al.
patent: 6615366 (2003-09-01), Grochowski et al.
patent: 2002/0069345 (2002-06-01), Mohamed et al.
patent: 2003/0088756 (2003-05-01), Vishkin
patent: 2004/0172522 (2004-09-01), Biswas et al.
patent: 2005/0010743 (2005-01-01), Tremblay et al.
patent: 2005/0050305 (2005-03-01), Kissell
patent: 2005/0229018 (2005-10-01), De Oliveira Kastrup Pereira et al.
patent: 1146420 (2001-10-01), None
patent: 2000-0044550 (2000-07-01), None
Ahang A et al: “The Effects of Explicitly Parallel Mechanisms on the Multi-ALU Processor Cluster Pipeline” Computer Design: VLSI in Computers and Processors, 1998. ICCD '98. Proceedings International Conference on Austin, TX, USA Oct. 5-7, 1998, Los Alamitos, CA USA, IEEE Comput. Soc. US Oct. 5, 1998, pp. 474-481, XP010310318, ISBN: 0-8186-9099-2.
Jenn-Yuan Tsai et al: “The Superthreaded Architecture: Thread Pipelining with Run-Time Data Dependence Checking and Control Speculation” Parallel Architectures and Compilation Techniques, 1996., Proceedings of Teh 1996 Conference on Boston, MA, USA Oct. 20-23, 1996, Los Alamitos, CA, USA, IEEE Comput. Soc, US, Oct. 20, 1996, pp. 35-46, XP010199378, ISBN: 0-8186-7632-9.
Mendelson A et al: “Designing High-Performance and Reliable Superscalar Architectures-The Out of Order Reliable Superscalar (0ERS) Approach” Dependable Systems aned Networks, 2000. DSN 2000. Proceedings International Conference on New York, NY, USA Jun. 25-28, 2000, Los Alamitos, CA, USA, IEEE Comput. Soc, US, Jun. 25, 2000, pp. 473-481, XP010504358, ISBN: 0-7695-0707-7.
Ahmed Muhammad
Anderson William C.
Codrescu Lucian
Plondke Erich
An Meng-Ai
Kamarchik Peter M.
Pauley Nicholas J.
QUALCOMM Incorporated
Talpalatsky Sam
LandOfFree
System and method of executing program threads in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method of executing program threads in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method of executing program threads in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4231117