Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2005-02-16
2010-12-28
Baker, Stephen M (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
Reexamination Certificate
active
07861146
ABSTRACT:
In a Viterbi decoding apparatus, deterioration in error correcting capability before and after a terminated code is controlled. A termination timing detection unit (103) detects a termination timing of a Viterbi code, a compulsion generation unit (105) generates a compulsion value so as to pass a specific path at the termination timing and timings before and after the termination timing, and the compulsion value is set on a traceback pointer (106). Therefore, even when the decoding state of a code before termination is degraded, decoding of a next code can be carried out without being affected by the degradation, thereby improving error correcting capability.
REFERENCES:
patent: 5490178 (1996-02-01), Blaker et al.
patent: 5757821 (1998-05-01), Jamal et al.
patent: 5944849 (1999-08-01), Sonetaka
patent: 5983383 (1999-11-01), Wolf
patent: 6041433 (2000-03-01), Kamada
patent: 6097772 (2000-08-01), Johnson et al.
patent: 6622280 (2003-09-01), Higashino
patent: 6651215 (2003-11-01), Miyauchi et al.
patent: 6668351 (2003-12-01), Ikeda et al.
patent: 6738941 (2004-05-01), Todoroki
patent: 7080307 (2006-07-01), Kondo
patent: 7463702 (2008-12-01), Ammer et al.
patent: 2002/0057747 (2002-05-01), Kim et al.
patent: 2006/0209995 (2006-09-01), Takagi
patent: 0 924 863 (1999-06-01), None
patent: 1 071 217 (2001-01-01), None
patent: 2000-49625 (2000-02-01), None
patent: 2001-24717 (2001-01-01), None
patent: 2001-257603 (2001-09-01), None
patent: 2001-358598 (2001-12-01), None
patent: 2003-258649 (2003-09-01), None
patent: WO 01/52424 (2001-07-01), None
Taipale, “Implementing Viterbi Decoders Using the VSL Instruction on DSP Families DSP56300 and DSP56600”, document #APR40/D, Motorola, Inc., pp. 3-11, 3-12 and 3-16 to 3-20, May 1998.
Bossert, M., “Channel Coding for Telecommunications, PASSAGE,” Channel Coding For Telecommunications, Chichester: John Wiley & Sons, GB, 1999, pp. 217-220.
Ming-Der Shieh et al, “Design and Implementation of a DAB Channel Decoder,” IEEE Transctions on Consumer Electronics, vol. 45, No. 3, Aug. 1999, pp. 553-562.
Feygin, G. et al., “A VLSI implementation of a cascade Viterbi decoder with traceback,” Proceedings of the International Symposium on Circuits and Systems, May 3-6, 1993, IEEE, vol. 2, May 3, 1993, pp. 1945-1948.
Feygin, G. et al, “Architectural Tradeoffs for Survivor Sequence Memory Management in Viterbi Decoders,” IEEE Transactions on Communications, vol. 41, No. 3, Mar. 1993, pp. 425-429.
Kamada Takehiro
Watanabe Kouya
Baker Stephen M
Panasonic Corporation
Steptoe & Johnson LLP
LandOfFree
Viterbi decoding apparatus and Viterbi decoding method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Viterbi decoding apparatus and Viterbi decoding method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Viterbi decoding apparatus and Viterbi decoding method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4228031