Electrical computers and digital data processing systems: input/ – Intrasystem connection – System configuring
Reexamination Certificate
2008-01-11
2010-06-15
Cleary, Thomas J (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
System configuring
C712S015000, C718S001000
Reexamination Certificate
active
07739434
ABSTRACT:
In a logically partitioned host computer system comprising host processors (host CPUs) partitioned into a plurality of guest processors (guest CPUs) of a guest configuration, a perform topology function instruction is executed by a guest processor specifying a topology change of the guest configuration. The topology change preferably changes the polarization of guest CPUs, the polarization related to the amount of a host CPU resource is provided to a guest CPU.
REFERENCES:
patent: 3825895 (1974-07-01), Larsen et al.
patent: 3982229 (1976-09-01), Rouse et al.
patent: 4569016 (1986-02-01), Hao et al.
patent: 4578750 (1986-03-01), Amdahl et al.
patent: 4713750 (1987-12-01), Damouny et al.
patent: 4839839 (1989-06-01), Tokumaru et al.
patent: 5113523 (1992-05-01), Colley et al.
patent: 5551013 (1996-08-01), Beausoleil et al.
patent: 5574873 (1996-11-01), Davidian
patent: 5790825 (1998-08-01), Traut
patent: 5859994 (1999-01-01), Zaidi
patent: 5860152 (1999-01-01), Savkar
patent: 5870598 (1999-02-01), White et al.
patent: 6009261 (1999-12-01), Scalzi et al.
patent: 6067613 (2000-05-01), Balmer
patent: 6112293 (2000-08-01), Witt
patent: 6223256 (2001-04-01), Gaither
patent: 6308255 (2001-10-01), Gorishek et al.
patent: 6356997 (2002-03-01), Krishnan et al.
patent: 6463582 (2002-10-01), Lethin et al.
patent: 6763327 (2004-07-01), Songer et al.
patent: 7200736 (2007-04-01), Klein
patent: 2003/0105833 (2003-06-01), Daniels et al.
patent: 2004/0015683 (2004-01-01), Emma et al.
patent: 2004/0054996 (2004-03-01), Srinivas et al.
patent: 2006/0136653 (2006-06-01), Traut et al.
patent: 2006/0149904 (2006-07-01), Mowry
patent: 2007/0180008 (2007-08-01), Klein et al.
patent: 2009/0183166 (2009-07-01), Dillenberger et al.
patent: 1 674 987 (2006-06-01), None
patent: 1734440 (2006-12-01), None
patent: WO 01/23974 (2001-04-01), None
patent: WO 2005/022384 (2005-03-01), None
“Algorithm to Share Physical Processors to Maximize Processor Cache Usage and Topologies”, IBM, filed Jan. 11, 2008.
z/Architecture Principles of Operation, International Business Machines Corporation, SA22-7832-05, 6th Edition, Apr. 2007.
PDP11 Handbook, Digital Equipment Corporation, 1969.
“Algorithm to Share Physical Processors to Maximize Processor Cache Usage and Topologies”, IBM, filed Jan. 11, 2008.
Patent Cooperation Treaty from the International Searching Authority, Date of mailing Mar. 25, 2009, International Application No. PCT/EP2009/050251, International filing date Jan. 12, 2009, 10 pages.
Farrell Mark S.
Gainey, Jr. Charles W.
Kubala Jeffrey P.
Schmidt Donald W.
Campbell John E.
Cleary Thomas J
International Business Machines - Corporation
LandOfFree
Performing a configuration virtual topology change and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Performing a configuration virtual topology change and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performing a configuration virtual topology change and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4213302