Multiple data rate interface architecture

Details Multiple data rate interface architecture Multiple data rate interface architecture

2008-12-06

2010-12-28

Tran, Anh Q (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S047000, C326S101000

Reexamination Certificate

active

07859304

ABSTRACT:
Method and circuitry for implementing high speed multiple-data-rate interface architectures for programmable logic devices. The invention partitions I/O pins and their corresponding registers into independent multiple-data rate I/O modules each having at least one pin dedicated to the strobe signal DQS and others to DQ data signals. The modular architecture facilitates pin migration from one generation of PLDs to the next larger generation.

REFERENCES:
patent: 5223755 (1993-06-01), Richley
patent: 5555214 (1996-09-01), Sung et al.
patent: 5633830 (1997-05-01), Sung et al.
patent: 5764080 (1998-06-01), Huang et al.
patent: 5802540 (1998-09-01), Sung et al.
patent: 5828229 (1998-10-01), Cliff et al.
patent: 5970255 (1999-10-01), Tran et al.
patent: 5978281 (1999-11-01), Anand et al.
patent: 6002282 (1999-12-01), Alfke
patent: 6011744 (2000-01-01), Sample et al.
patent: 6023175 (2000-02-01), Nunomiya et al.
patent: 6044122 (2000-03-01), Ellersick et al.
patent: 6049255 (2000-04-01), Hagberg et al.
patent: 6061292 (2000-05-01), Su et al.
patent: 6100713 (2000-08-01), Kalb et al.
patent: 6128692 (2000-10-01), Sung et al.
patent: 6140854 (2000-10-01), Coddington et al.
patent: 6147520 (2000-11-01), Kothandaraman et al.
patent: 6150863 (2000-11-01), Conn et al.
patent: 6157690 (2000-12-01), Yoneda
patent: 6178212 (2001-01-01), Akashi
patent: 6212113 (2001-04-01), Maeda
patent: 6212127 (2001-04-01), Funaba et al.
patent: 6218858 (2001-04-01), Menon et al.
patent: 6236231 (2001-05-01), Nguyen et al.
patent: 6252419 (2001-06-01), Sung et al.
patent: 6269051 (2001-07-01), Funaba et al.
patent: 6279073 (2001-08-01), McCracken et al.
patent: 6295245 (2001-09-01), Tomita et al.
patent: 6316980 (2001-11-01), Vogt et al.
patent: 6342796 (2002-01-01), Jung
patent: 6346843 (2002-02-01), Takahashi
patent: 6351165 (2002-02-01), Gregorian et al.
patent: 6351166 (2002-02-01), Hashimoto
patent: 6356509 (2002-03-01), Abdel-Hafeez et al.
patent: 6400197 (2002-06-01), Lai et al.
patent: 6442102 (2002-08-01), Borkenhagen et al.
patent: 6445642 (2002-09-01), Murakami et al.
patent: 6466491 (2002-10-01), Yanagawa
patent: 6472904 (2002-10-01), Andrews et al.
patent: 6492852 (2002-12-01), Fiscus
patent: 6504790 (2003-01-01), Wolford
patent: 6509776 (2003-01-01), Kobayashi et al.
patent: 6525565 (2003-02-01), Young et al.
patent: 6525585 (2003-02-01), Lida et al.
patent: 6563340 (2003-05-01), Jones
patent: 6570944 (2003-05-01), Best et al.
patent: 6577694 (2003-06-01), Meghelli
patent: 6690201 (2004-02-01), Simkins et al.
patent: 6734703 (2004-05-01), Alfke et al.
patent: 6798241 (2004-09-01), Bauer et al.
patent: 6806733 (2004-10-01), Pan et al.
patent: 6816991 (2004-11-01), Sanghani
patent: 6825698 (2004-11-01), Wang et al.
patent: 6864710 (2005-03-01), Lacey et al.
patent: 6864715 (2005-03-01), Bauer et al.
patent: 6940768 (2005-09-01), Dahlberg et al.
patent: 2004/0000940 (2004-01-01), Chang
patent: 2005/0025190 (2005-02-01), Frisch
“APEX II Programmable Logic Device Family”, Altera Corporation, May 2001.
“Virtex-II 1.5V Field-Programmable Gate Arrays”, XILINX, DS031-2 (v1.5), Apr. 2, 2001.
Andrea Boni et al., “LVDS I/O Interface for Gb/s-per-Pin Operation in 0.35-.mu.m CMOS” IEEE Journal of Solid-State Circuits, vol. 36, No. 4, Apr. 2001.
APEX 20K Programmable Logic Device Family, A-DS-APEX20K-03.7, , ver. 3.7, May 2001, Altera Corporation, San Jose, CA.
APEX II Programmable Logic Device Family, A-DS-ApexII-1.1, ver. 1.1, May 2001, Altera Corporation, San Jose, CA.
CMOS VLSI Implementation of Gigabyte/Second Computer Network Links, Bendak et al., Dept. of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA 92093-0407, IEEE International Symposium on Circuits and Systems, 1996.
LVDS I/O Interface for Gb/s-per-Pin Operation in 0.35-.mu.m CMOS, Boni, et al., IEEE Journal of Solid-State Circuits, vol. 36, No. 4, Apr. 2001. . “APEX 20K Programmable Logic Device Family”, Altera Corporation, May 2001.
Michael B. Bendak et al., “CMOS VLSI Implementation of Gigabyte/Second Computer Network Links”, IEEE, 1996.
Virtex-II 1.5V Field-Programmable Gate Arrays, DS031-2 (v1.5), Apr. 2, 2001, Xilinx, Incorporated, San Jose, CA.
U.S. Appl. No. 10/037,861, filed Jan. 2, 2002, Chong et al.
U.S. Appl. No. 10/799,408, filed Mar. 12, 2004, Chong et al.
U.S. Appl. No. 10/799,409, filed Mar. 12, 2004, Johnson.

Affiliated with

Also associated with

Rating

Multiple data rate interface architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple data rate interface architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple data rate interface architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4211944