Delay-locked loop circuits and method for generating...

Details Delay-locked loop circuits and method for generating... Delay-locked loop circuits and method for generating...

2006-03-09

2010-11-02

Wells, Kenneth B. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S160000, C327S161000

Reexamination Certificate

active

07825710

ABSTRACT:
A delay-locked loop (DLL) circuit and a method for generating transmission core clock signals are provided, where the DLL circuit receives an applied external clock signal and generates a transmission core clock signal, the DLL circuit includes a delay circuit unit and a transmission core clock signal generating unit, the delay circuit unit delays the external clock signal through a plurality of delay units configured in a chain type and outputs a plurality of reference clock signals having different phases, the transmission core clock signal generating unit independently selects and controls two reference signals from the plurality of reference clock signals and thus independently generates transmission core clock signals by the number corresponding to ½ times the number of reference clock signals, and the transmission core clock signals have different phases and a period equal to a period of the external clock signal, wherein transmission core clock signals having a precise phase difference are generated individually and independently.

REFERENCES:
patent: 5485490 (1996-01-01), Leung et al.
patent: 6094082 (2000-07-01), Gaudet
patent: 6121808 (2000-09-01), Gaudet
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6359486 (2002-03-01), Chen
patent: 6674314 (2004-01-01), Takai
patent: 6707727 (2004-03-01), Tamura et al.
patent: 6727741 (2004-04-01), Huang et al.
patent: 6812759 (2004-11-01), Suzuki
patent: 6847241 (2005-01-01), Nguyen et al.
patent: 7061224 (2006-06-01), Kakizawa et al.
patent: 7215596 (2007-05-01), Jeong
patent: 7221724 (2007-05-01), Schell

Affiliated with

Also associated with

Rating

Delay-locked loop circuits and method for generating... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay-locked loop circuits and method for generating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay-locked loop circuits and method for generating... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4205969