Method and device for error detection for a cache memory and...

Details Method and device for error detection for a cache memory and... Method and device for error detection for a cache memory and...

2004-06-18

2010-11-09

Rizk, Sam (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C711S108000, C711S111000

Reexamination Certificate

active

07831889

ABSTRACT:
A method for error detection in a cache memory for storing data, the access to the data stored in the cache memory taking place by addresses assigned to them, wherein for the addresses assigned to the stored data, at least one first test signature made up of at least one first signature bit is generated and also stored in the cache memory.

REFERENCES:
patent: 4084236 (1978-04-01), Chelberg et al.
patent: 4637024 (1987-01-01), Dixon et al.
patent: 5148533 (1992-09-01), Joyce et al.
patent: 5345582 (1994-09-01), Tsuchiya
patent: 5477553 (1995-12-01), Kong
patent: 5832250 (1998-11-01), Whittaker
patent: 6101578 (2000-08-01), Patwardhan et al.
patent: 6772383 (2004-08-01), Quach et al.
patent: 6971041 (2005-11-01), DeSota et al.
patent: 7337352 (2008-02-01), DeSota
patent: 7376877 (2008-05-01), Quach et al.
patent: 92/19046 (1992-10-01), None

Affiliated with

Also associated with

Rating

Method and device for error detection for a cache memory and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and device for error detection for a cache memory and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for error detection for a cache memory and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4190865