Error correction for memory

Details Error correction for memory Error correction for memory

2007-07-09

2010-06-29

Maskulinski, Michael C (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

Reexamination Certificate

active

07747903

ABSTRACT:
Methods and devices operate to apply and provide differing levels of error correction within a multi-level, non-volatile memory. In an example, the differing level of error correction is provided within one page of a row of multi-level cells relative to other pages stored within the same row of multi-level cells.

REFERENCES:
patent: 4701884 (1987-10-01), Aoki et al.
patent: 4716566 (1987-12-01), Masuhara et al.
patent: 5043940 (1991-08-01), Harari
patent: 5233610 (1993-08-01), Nakayama et al.
patent: 5276834 (1994-01-01), Mauritz et al.
patent: 5394362 (1995-02-01), Banks
patent: 5450354 (1995-09-01), Sawada et al.
patent: 5450363 (1995-09-01), Christopherson et al.
patent: 5475693 (1995-12-01), Christopherson et al.
patent: 5513137 (1996-04-01), Lee et al.
patent: 5513192 (1996-04-01), Janku et al.
patent: 5524096 (1996-06-01), Roohparvar
patent: 5557576 (1996-09-01), Roohparvar et al.
patent: 5559742 (1996-09-01), Lee et al.
patent: 5621682 (1997-04-01), Tanzawa et al.
patent: 5729489 (1998-03-01), Fazio et al.
patent: 5754567 (1998-05-01), Norman
patent: 5864569 (1999-01-01), Roohparvar
patent: 6601211 (2003-07-01), Norman
patent: 6741253 (2004-05-01), Radke et al.
patent: 6784889 (2004-08-01), Radke
patent: 6956577 (2005-10-01), Radke et al.
patent: 7023735 (2006-04-01), Ban et al.
patent: 7099221 (2006-08-01), Klein
patent: 2002/0048202 (2002-04-01), Higuchi
patent: 2005/0172207 (2005-08-01), Radke et al.
patent: 2005/0201151 (2005-09-01), Tran et al.
patent: 2005/0268203 (2005-12-01), Keays et al.
patent: 2008/0086588 (2008-04-01), Danilak et al.
patent: 2008/0109702 (2008-05-01), Brandman
patent: 2008/0244370 (2008-10-01), Lam
patent: 2009/0168516 (2009-07-01), Murin et al.
patent: WO-2006013529 (2006-02-01), None
patent: WO-2007043042 (2007-04-01), None
patent: WO-2009/009076 (2009-01-01), None
patent: WO-2009009076 (2009-01-01), None
“International Application Serial No. PCT/US2008/008436 Partial Search Report”, 5 pgs.
Ly, Viet , et al., “Flash Storage Partial p. Caching”, U.S. Appl. No. 11/698,456, filed Jan. 26, 2007.
Murray, Michael , “MLC Selected Multi-Program for System Management”, U.S. Appl. No. 11/672,076, filed Feb. 7, 2007.
Murray, Michael , et al., “Programming Management Data for Nand Memories”, U.S. Appl. No. 11/698,455, filed Jan. 26. 2007.
“International application serial No. PCT/US2008/008436 search report mailed Apr. 6, 2009”, 20 pgs.
“International application serial no. PCT/US2008/008436 Written Opinion mailed Apr. 6, 2009”, 20 pgs.
“International Application Serial No. PCT/US2008/008436 Partial Search Report”, 5 pgs, Mar. 19, 2009.

Affiliated with

Also associated with

Rating

Error correction for memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error correction for memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correction for memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4186544