Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-11-04
2010-12-14
Rossoshek, Helen (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07853911
ABSTRACT:
A method for designing a system including optimizing path-level skew in the system and analyzing path-level skew in the system. Other embodiments are also disclosed.
REFERENCES:
patent: 6218864 (2001-04-01), Young et al.
patent: 6466008 (2002-10-01), Fung et al.
patent: 6550045 (2003-04-01), Lu et al.
patent: 6744285 (2004-06-01), Mangum et al.
patent: 6782519 (2004-08-01), Chang et al.
patent: 6910196 (2005-06-01), Cocchini
patent: 6948142 (2005-09-01), Tetelbaum et al.
patent: 7002369 (2006-02-01), Natarajan et al.
patent: 7047504 (2006-05-01), Kawano
patent: 7107477 (2006-09-01), Singh et al.
patent: 7178124 (2007-02-01), Makarov et al.
patent: 7228517 (2007-06-01), Katayose
patent: 7254789 (2007-08-01), Fung et al.
patent: 7290232 (2007-10-01), Fung et al.
patent: 7296246 (2007-11-01), Kuehlmann et al.
patent: 7302657 (2007-11-01), Lindkvist
patent: 7559040 (2009-07-01), Albrecht et al.
patent: 7624364 (2009-11-01), Albrecht et al.
patent: 2004/0123259 (2004-06-01), You et al.
patent: 2006/0080632 (2006-04-01), Ng et al.
patent: 2007/0035428 (2007-02-01), Badaroglu
patent: 2007/0204252 (2007-08-01), Furnish et al.
patent: 2007/0234266 (2007-10-01), Chen et al.
Neves et al.; “Optimal clock skew scheduling tolerant to process variations”; Jun. 3-7, 1996; Design Automation; Conference Proceedings 1996, 33rd; pp. 623-628.
Harris et al.; “Statistical clock skew modeling with data delay variations”; Dec. 2001; Very Large Scale Integration (VLSI) Systems, IEEE Transactions on; vol. 9, Issue 6, pp. 888-898.
Kwang-Ki et al.; “Skew optimization by combining tree-based and graph-based techniques for high performance clock routing”; Oct. 26-27, 1999 ; VLSI and CAD, 1999. ICVC '99. 6th International Conference on; pp. 407-410.
Singh et al.; “Constrained clock shifting for field and programmable gate arrays”; Feb. 2002; FPGA '02; Proceedings of the 2002 ACM/SIGDA tenth international synposium on Field-programmable gate arrays' ACM.
Fung et al.; “Simultaneous short-path and long-path timing optimization for FPGAs”; Nov. 7-11, 2004; Computer Aided Design, 2004. ICCAD-2004. IEEE/ACM International Conference on; pp. 838-845.
El-Amawy et al.; “On the complexity of designing optimal branch-and-combine clock networks”; Feb. 1998; Computers, IEEE Transactions on; vol. 47, Issue 2, pp. 264-269.
Ravindran et al.; “Multi-domain clock skew scheduling”; Nov. 9-13, 2003; Computer Aided Design, 2003. ICCAD-2003. International Conference on; pp. 801-808.
Schmid et al.; “Advanced synchronous scan test methodology for multi clock domain ASICs”; Publication Year: 1999; VLSI Test Symposium, 1999. Proceedings. 17th IEEE; pp. 106-113.
Albrecht et al.; “Cycle time and slack optimization for VLSI-chips”; Publication Year: 1999; Computer-Aided Design, 1999. Digest of Technical Papers. 1999 IEEE/ACM International Conference on; pp. 232-238.
Yeh et al.; “Delay budgeting in sequential circuit with application on FPGA placement ”; Publication Year: 2003; Design Automation Conference, 2003. Proceedings; pp. 202-207.
Betz Vaughn
Fung Ryan
Karchmer David
Altera Corporation
Cho L.
Rossoshek Helen
LandOfFree
Method and apparatus for performing path-level skew... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for performing path-level skew..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing path-level skew... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4182904