Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-06-26
2010-12-28
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07861203
ABSTRACT:
Disclosed is a method, system, and computer program product for implementing model-based floorplanning, layout, placement, and routing. Models are used to guide the placement and routing of polygons on the IC layout based upon predictions of manufacturing variations.
REFERENCES:
patent: 3842491 (1974-10-01), Depuy et al.
patent: 5335191 (1994-08-01), Kundert et al.
patent: 6077310 (2000-06-01), Yamamoto et al.
patent: 6088523 (2000-07-01), Nabors et al.
patent: 6151698 (2000-11-01), Telichevesky et al.
patent: 6209123 (2001-03-01), Maziasz et al.
patent: 6226781 (2001-05-01), Nistler et al.
patent: 6415421 (2002-07-01), Anderson et al.
patent: 6457163 (2002-09-01), Yang
patent: 6493849 (2002-12-01), Telichevesky et al.
patent: 6606735 (2003-08-01), Richardson et al.
patent: 6636839 (2003-10-01), Telichevesky et al.
patent: 7325206 (2008-01-01), White et al.
patent: 7353475 (2008-04-01), White et al.
patent: 7356783 (2008-04-01), Smith et al.
patent: 7360179 (2008-04-01), Smith et al.
patent: 7363099 (2008-04-01), Smith et al.
patent: 7363598 (2008-04-01), Smith et al.
patent: 7367008 (2008-04-01), White et al.
patent: 7380220 (2008-05-01), Smith et al.
patent: 7393755 (2008-07-01), Smith et al.
patent: 2003/0063614 (2003-04-01), Teig et al.
patent: 2005/0037522 (2005-02-01), Smith et al.
patent: 2005/0051809 (2005-03-01), Smith et al.
patent: 2005/0132306 (2005-06-01), Smith et al.
patent: 2005/0196964 (2005-09-01), Smith et al.
patent: 2005/0235246 (2005-10-01), Smith et al.
patent: 2006/0090146 (2006-04-01), BeBritton et al.
patent: 2007/0101305 (2007-05-01), Smith et al.
patent: 2007/0162882 (2007-07-01), Ueda
patent: 2007/0256039 (2007-11-01), White
patent: 2008/0027698 (2008-01-01), White
patent: 2008/0160646 (2008-07-01), White et al.
patent: 2008/0162103 (2008-07-01), White et al.
patent: 2008/0163139 (2008-07-01), Scheffer et al.
patent: 2008/0163141 (2008-07-01), Scheffer et al.
patent: 2008/0163148 (2008-07-01), Scheffer et al.
patent: 2008/0163150 (2008-07-01), White et al.
patent: 2008/0216027 (2008-09-01), White et al.
patent: 2009/0031261 (2009-01-01), Smith et al.
patent: 2009/0031271 (2009-01-01), White et al.
Chen, L. et al., “Analysis of the Impact of Proximity Correction Algorithms on Circuit Performance”, IEEE Trans. on Semiconductor Manufacturing, vol. 12, No. 3, Aug. 1999, pp. 313-322.
Cook, B.D. et al., “PARAMID-A Hierarchical, Rule-Based Approach Toward Proximity Effect Correction-Part II: Correction”, IEEE Trans. on Semiconductor Manufacturing, vol. 11, No. 1, Feb. 1998, pp. 117-128.
Harafuji. K. et al., “A Novel Hierarchical Approach for Proximity Effect Correction in Electron in Electron Beam Lithography”, IEEE trans. on CAD of ICs and systems, col. 12, No. 10, Oct. 1993, pp. 1508-1514.
Lee, S.Y. et al., “PARAMID-A Hierarchical, Rule-Based Approach Toward Proximity Effect Correction-Part I: Exposure Estimation”, IEEE Trans. on Semiconductor Manufacturing, vol. 11, No. 1, Feb. 1998, pp. 108-116.
International Search Report and Written Opinion dated Jun. 5, 2008 for PCT/US2007/089093.
Nequist Eric
White David
Cadence Design Systems Inc.
Dinh Paul
Vista IP Law Group LLP
LandOfFree
Method and system for model-based routing of an integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for model-based routing of an integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for model-based routing of an integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4174408