Data transfer apparatus and data transfer method

Details Data transfer apparatus and data transfer method Data transfer apparatus and data transfer method

2008-05-28

2010-11-30

Tsai, Henry W (Department: 2184)

Electrical computers and digital data processing systems: input/

Input/output data processing

Direct memory accessing

C710S022000

Reexamination Certificate

active

07844754

ABSTRACT:
A data transfer apparatus includes a processor, a main memory, and a DMAC connected to the main memory via a plurality of buses. The DMAC transfers data to the main memory by bypassing the processor, writes flag data “1” indicating completion of the data transfer processing in a completion status storage area of the main memory, and finally outputs an interrupt signal to the processor. In response to the interrupt signal, an interrupt handler refers to the completion status storage area, and when the flag data is written, reads the data in the main memory and erases the flag data in the completion status storage area.

REFERENCES:
patent: 5077664 (1991-12-01), Taniai et al.
patent: 5252303 (1993-10-01), Goof
patent: 5301287 (1994-04-01), Herrell et al.
patent: 5497450 (1996-03-01), Helmbold et al.
patent: 5535348 (1996-07-01), Leach et al.
patent: 5717952 (1998-02-01), Christiansen et al.

Affiliated with

Also associated with

Rating

Data transfer apparatus and data transfer method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data transfer apparatus and data transfer method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data transfer apparatus and data transfer method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4168778