Digital level shifter and methods thereof

Details Digital level shifter and methods thereof Digital level shifter and methods thereof

2009-05-19

2010-11-23

Chang, Daniel D (Department: 2819)

Electronic digital logic circuitry

Interface

Supply voltage level shifting

C326S063000, C327S333000

Reexamination Certificate

active

07839171

ABSTRACT:
A digital level shifter is disclosed that receives an input voltage from a first voltage domain, and provides an output voltage to a second voltage domain. The level shifter includes transistors configured in parallel with input transistors of the level shifter in order to place the output of the level shifter in a determinate state when one of the voltage domains is placed in a low power state. Further, the level shifter includes output transistors configured to equalize a rise time slew rate and fall time slew rate, improving the reliability of the level shifter as the voltage in each voltage domain varies.

REFERENCES:
patent: 6946893 (2005-09-01), Hayashi et al.
patent: 2003/0042965 (2003-03-01), Kanno et al.
Mark Horenstein, “Microelectronic Circuits & Devices”, 1990, Prentice-Hall, Inc, p. 753.

Affiliated with

Also associated with

Rating

Digital level shifter and methods thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital level shifter and methods thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital level shifter and methods thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4164926